DS33R11+ Maxim Integrated Products, DS33R11+ Datasheet - Page 90

IC ETH TXRX T1/E1/J1 256-BGA

DS33R11+

Manufacturer Part Number
DS33R11+
Description
IC ETH TXRX T1/E1/J1 256-BGA
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet

Specifications of DS33R11+

Protocol
T1/E1/J1
Voltage - Supply
1.8V, 3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
10.13 G.706 Intermediate CRC-4 Updating (E1 Mode Only)
The device can implement the G.706 CRC-4 recalculation at intermediate path points. When this mode is enabled,
the data stream presented at TSERI already has the FAS/NFAS, CRC multiframe alignment word, and CRC-4
checksum in time slot 0. The user can modify the Sa bit positions. This change in data content is used to modify
the CRC-4 checksum. This modification, however, does not corrupt any error information the original CRC-4
checksum may contain. In this mode of operation, TSYNC must be configured to multiframe mode. The data at
TSERI must be aligned to the TSYNC signal. If TSYNC is an input, then the user must assert TSYNC aligned at
the beginning of the multiframe relative to TSERI. If TSYNC is an output, the user must multiframe-align the data
presented to TSERI.
Figure 10-4. CRC-4 Recalculate Method
TPOSO/TNEGO
INSERT
NEW CRC-4
CODE
EXTRACT
OLD CRC-4
CODE
+
CRC-4
CALCULATOR
90 of 344
XOR
NEW Sa BIT
DATA
MODIFY
Sa BIT
POSITIONS
TSER

Related parts for DS33R11+