TMPM370FYDFG Toshiba, TMPM370FYDFG Datasheet - Page 210

• Manufacturer Part Number: TMPM370FYDFG
• Description: Microcontrollers (MCU) MCU w/ ARM Cortex-M3 256K FLASH, 10K RAM
• Manufacturer: Toshiba

Specifications of TMPM370FYDFG

• Processor Series: TX03
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Available
• Rom (kbytes): 256K
• Rom Type: Flash
• Ram (kbytes): 10K
• Number Of Pins: 100
• Package: QFP(14x20)
• Vcc: 5V
• Cpu Mhz: 80
• Ssp (ch) Spi: -
• I2c/sio (ch): -
• Uart/sio (ch): 4
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: N
• Cs/wait Controller (ch): -
• Dma Controller: -
• 10-bit Da Converter: -
• 10-bit Ad Converter: -
• 12-bit Ad Converter: 27
• 16-bit Timer / Counter: 8
• Motor / Igbt Control: Vector Engine
• Real Time Clock: -
• Watchdog Timer: Y
• Osc Freq Detect: Y
• Clock Gear: Y
• Low-power Hold Function: -
• Remote Control Interface: -
• Hardware Cec Controller: -
• Comparators: 4
• Low-voltage Detector: Y
• Etm Hardware Trace: 2-bit
• Lead Free Status / Rohs Status: Details

10.5 Operation in Each Mode
10.5.1
Mode 0 consists of two modes, the “SCLK output” mode to output synchronous clock and
the “SCLK input” mode to accept synchronous clock from an external source. The following
operational descriptions are for the case use of FIFO is disabled. For details of FIFO
operation, refer to the previous sections describing receive/transmit FIFO functions.
Mode 0 (I/O interface mode)
Transmitting data
SCLK output mode
In the SCLK output mode, if SC0MOD2<WBUF> is set to “0” and the transmit double
buffers are disabled, 8 bits of data are output from the TXD0 pin and the synchronous
clock is output from the SCLK0 pin each time the CPU writes data to the transmit buffer.
When all data is output, the INTTX0 interrupt is generated.
If SC0MOD2 <WBUF> is set to “1” and the transmit double buffers are enabled, data is
moved from Transmit Buffer 2 to Transmit Buffer 1 when the CPU writes data to
Transmit Buffer 2 while data transmission is halted or when data transmission from
Transmit Buffer 1 (shift register) is completed. When data is moved from Transmit
Buffer 2 to Transmit Buffer 1, the transmit buffer empty flag SC0MOD2 <TBEMP> is
set to “1,” and the INTTX0 interrupt is generated. If Transmit Buffer 2 has no data to be
moved to Transmit Buffer 1, the INTTX0 interrupt is not generated and the SCLK0
output stops.
TMPM370 10-39
Serial Channel
TMPM370