Z16FMC32AG20EG Zilog, Z16FMC32AG20EG Datasheet - Page 18

• Manufacturer Part Number: Z16FMC32AG20EG
• Description: Microcontrollers (MCU) 16BIT 32K FL 2K RAM 2UART 12CH 10BIT A/D
• Manufacturer: Zilog
• Series: Z16FMCr

Specifications of Z16FMC32AG20EG

• Processor Series: Z16FMC
• Core: ZNEO
• Data Bus Width: 16 bit
• Program Memory Type: Flash
• Program Memory Size: 32 KB
• Data Ram Size: 2 KB
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 46
• Operating Supply Voltage: 2.7 V to 3.6 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-64
• Development Tools By Supplier: Z16FMC28200KITG
• Minimum Operating Temperature: - 40 C
• Core Processor: ZNEO
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IrDA, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 46
• Eeprom Size: -
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Lead Free Status / Rohs Status: Details

PS028702-1210
Table 33.
Table 34.
Table 35.
Table 36.
Table 37.
Table 38.
Table 39.
Table 40.
Table 41.
Table 42.
Table 43.
Table 44.
Table 45.
Table 46.
Table 47.
Table 48.
Table 49.
Table 50.
Table 51.
Table 52.
Table 53.
Table 54.
Table 55.
Table 56.
Table 57.
Table 58.
Table 59.
Table 60.
Table 61.
Table 62.
Table 63.
Table 64.
Table 65.
Interrupt Request 1 Register (IRQ1) and Interrupt Request 1 Set Register
(IRQ1SET) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Interrupt Request 2 Register (IRQ2) and Interrupt Request 2 Set Register
(IRQ2SET) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
IRQ0 Enable and Priority Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
IRQ0 Enable High Bit Register (IRQ0ENH) . . . . . . . . . . . . . . . . . . . . . . . 59
IRQ0 Enable Low Bit Register (IRQ0ENL) . . . . . . . . . . . . . . . . . . . . . . . . 60
IRQ1 Enable and Priority Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
IRQ1 Enable High Bit Register (IRQ1ENH) . . . . . . . . . . . . . . . . . . . . . . . 61
IRQ1 Enable Low Bit Register (IRQ1ENL) . . . . . . . . . . . . . . . . . . . . . . . . 61
IRQ2 Enable and Priority Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
IRQ2 Enable High Bit Register (IRQ2ENH) . . . . . . . . . . . . . . . . . . . . . . . 62
IRQ2 Enable Low Bit Register (IRQ2ENL) . . . . . . . . . . . . . . . . . . . . . . . . 62
Timer 0–2 High Byte Register (TxH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Timer 0–2 Low Byte Register (TXL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Timer 0–2 Reload High Byte Register (TxRH) . . . . . . . . . . . . . . . . . . . . . . 76
Timer 0–2 PWM High Byte Register (TxPWMH) . . . . . . . . . . . . . . . . . . . 77
Timer 0–2 Reload Low Byte Register (TxRL) . . . . . . . . . . . . . . . . . . . . . . 77
Timer 0–2 Control 0 Register (TxCTL0) . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Timer 0–2 PWM Low Byte Register (TxPWML) . . . . . . . . . . . . . . . . . . . . 78
Timer 0–2 Control 1 Register (TxCTL1) . . . . . . . . . . . . . . . . . . . . . . . . . . 80
PWM High Byte Register (PWMH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
PWM Low Byte Register (PWML) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
PWM Reload High Byte Register (PWMRH) . . . . . . . . . . . . . . . . . . . . . . . 93
PWM Reload Low Byte Register (PWMRL) . . . . . . . . . . . . . . . . . . . . . . . 93
PWM 0–2 H/L Duty Cycle High Byte Register (PWMHxDH, 
PWMLxDH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
PWM 0–2 H/L Duty Cycle Low Byte Register (PWMHxDL, PWMLxDL) 94
PWM Control 0 Register (PWMCTL0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
PWM Control 1 Register (PWMCTL1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
PWM Deadband Register (PWMDB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
PWM Minimum Pulse Width Filter (PWMMPF) . . . . . . . . . . . . . . . . . . . . 97
PWM Fault Mask Register (PWMFM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
PWM Fault Status Register (PWMFSTAT) . . . . . . . . . . . . . . . . . . . . . . . . 99
PWM Fault Control Register (PWMFCTL) . . . . . . . . . . . . . . . . . . . . . . . 100
PWM Input Sample Register (PWMIN) . . . . . . . . . . . . . . . . . . . . . . . . . . 101
P R E L I M I N A R Y
Z16FMC Series Motor Control MCUs
Product Specification
List of Tables
xviii