XC912BC32CFU8 Motorola Semiconductor Products, XC912BC32CFU8 Datasheet - Page 209

• Manufacturer Part Number: XC912BC32CFU8
• Description: M68HC12B Family Data Sheet
• Manufacturer: Motorola Semiconductor Products

14.2.3.3 SCI Control Register 2
M68HC12B Family — Rev. 8.0
MOTOROLA
ILT — Idle Line Type Bit
PE — Parity Enable Bit
PT — Parity Type Bit
Read: Anytime
Write: Anytime
TIE — Transmit Interrupt Enable Bit
TCIE — Transmit Complete Interrupt Enable Bit
RIE — Receiver Interrupt Enable Bit
Address:
This bit determines which of two types of idle line detection is used by the SCI
receiver.
In short mode, the SCI circuitry begins counting 1s in the search for the idle line
condition immediately after the start bit. This means that the stop bit and any bits
that were 1s before the stop bit could be counted in that string of 1s, resulting in
earlier recognition of an idle line.
In long mode, the SCI circuitry does not begin counting 1s in the search for the
idle line condition until a stop bit is received. Therefore, the last byte’s stop bit
and preceding 1 bits do not affect how quickly an idle line condition can be
detected.
If parity is enabled, this bit determines even or odd parity for both the receiver
and the transmitter. An even number of 1s in the data character causes the
parity bit to be 0 and an odd number of 1s causes the parity bit to be 1.
0 = Short idle line mode enabled
1 = Long idle line mode detected
0 = Parity disabled
1 = Parity enabled
0 = Even parity selected
1 = Odd parity selected
0 = TDRE interrupts disabled
1 = SCI interrupt requested when TDRE status flag is set
0 = TC interrupts disabled
1 = SCI interrupt requested when TC status flag is set
0 = RDRF and OR interrupts disabled
1 = SCI interrupt requested when RDRF status flag or OR status flag is set
Reset:
Read:
Write:
$00C3
Bit 7
TIE
0
Figure 14-6. SCI Control Register 2 (SC0CR2)
TCIE
Serial Interface
6
0
RIE
5
0
ILIE
4
0
Serial Communication Interface (SCI)
TE
3
0
RE
2
0
RWU
Serial Interface
1
0
Data Sheet
Bit 0
SBK
0
209