XC912BC32CFU8 Motorola Semiconductor Products, XC912BC32CFU8 Datasheet - Page 239

no-image

XC912BC32CFU8

Manufacturer Part Number
XC912BC32CFU8
Description
M68HC12B Family Data Sheet
Manufacturer
Motorola Semiconductor Products
Datasheet
15.7.3.2 Logic 1
15.7.3.3 Normalization Bit (NB)
15.7.3.4 Break Signal (BREAK)
15.7.3.5 Start-of-Frame Symbol (SOF)
15.7.3.6 End-of-Data Symbol (EOD)
15.7.3.7 End-of-Frame Symbol (EOF)
15.7.3.8 Inter-Frame Separation Symbol (IFS)
15.7.3.9 Idle
M68HC12B Family — Rev. 8.0
MOTOROLA
A logic 1 is defined as:
See
The NB symbol has the same property as a logic 1 or a logic 0. It is used only in
IFR message responses.
The BREAK signal is defined as a passive-to-active transition followed by an active
period of at least 240 µs (see
The SOF symbol is defined as passive-to-active transition followed by an active
period 200 µs in length (see
follow the SOF symbol to begin with a passive bit, regardless of whether it is a logic
1 or a logic 0.
The EOD symbol is defined as an active-to-passive transition followed by a passive
period 200 µs in length (see
The EOF symbol is defined as an active-to-passive transition followed by a passive
period 280 µs in length (see
EOD symbol is transmitted, another 80 µs the EOD becomes an EOF, indicating
completion of the message.
The IFS symbol is defined as a passive period 300 µs in length. The 20-µs IFS
symbol contains no transition, since when it is used it always appends to a 280-µs
EOF symbol (see
An idle is defined as a passive period greater than 300 µs in length.
Figure
An active-to-passive transition followed by a passive period 128 µs in length,
or
A passive-to-active transition followed by an active period 64 µs in length
15-5(B).
Byte Data Link Communications (BDLC)
Figure
15-5(G)).
Figure
Figure
Figure
Figure
15-5(F)). If no IFR byte is transmitted after an
15-5(D)). This allows the data bytes which
15-5(E)).
15-5(C)).
Byte Data Link Communications (BDLC)
BDLC MUX Interface
Data Sheet
239

Related parts for XC912BC32CFU8