XC912BC32CFU8 Motorola Semiconductor Products, XC912BC32CFU8 Datasheet - Page 283

no-image

XC912BC32CFU8

Manufacturer Part Number
XC912BC32CFU8
Description
M68HC12B Family Data Sheet
Manufacturer
Motorola Semiconductor Products
Datasheet
16.11.4 Data Segment Registers
M68HC12B Family — Rev. 8.0
MOTOROLA
Note 1.: x is 4, 5, 6, or 7 depending on which buffer, RxFG, Tx0, Tx1, or Tx3, respectively.
Addr.
$01xA
$01xB
$01x4
$01x5
$01x6
$01x7
$01x8
$01x9
(1)
Data Segment Register 0 (DSR0)
Data Segment Register 1 (DSR1)
Data Segment Register 2 (DSR2)
Data Segment Register 3 (DSR3)
Data Segment Register 4 (DSR4)
Data Segment Register 5 (DSR5)
Data Segment Register 6 (DSR6)
Data Segment Register 7 (DSR7)
Register Name
The eight data segment registers (DSR0–DSR7) contain the data to be transmitted
or being received. The number of bytes to be transmitted or received is determined
by the data length code in the corresponding DLR. Data is transmitted starting from
the data segment register 0 (DSR0), beginning with the most significant bit (DB7),
and continuing until the number of bytes specified in the data length register (DLR)
is complete.
Figure 16-14. Data Segment Registers (DSRn)
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Bit 7
DB7
DB7
DB7
DB7
DB7
DB7
DB7
DB7
msCAN12 Controller
DB6
DB6
DB6
DB6
DB6
DB6
DB6
DB6
6
DB5
DB5
DB5
DB5
DB5
DB5
DB5
DB5
5
Undefined out of reset
Undefined out of reset
Undefined out of reset
Undefined out of reset
Undefined out of reset
Undefined out of reset
Undefined out of reset
Undefined out of reset
DB4
DB4
DB4
DB4
DB4
DB4
DB4
DB4
Programmer’s Model of Message Storage
4
DB3
DB3
DB3
DB3
DB3
DB3
DB3
DB3
3
DB2
DB2
DB2
DB2
DB2
DB2
DB2
DB2
2
msCAN12 Controller
DB1
DB1
DB1
DB1
DB1
DB1
DB1
DB1
1
Data Sheet
Bit 0
DB0
DB0
DB0
DB0
DB0
DB0
DB0
DB0
283

Related parts for XC912BC32CFU8