ds26524 Maxim Integrated Products, Inc., ds26524 Datasheet - Page 207

• Manufacturer Part Number: ds26524
• Description: Ds26524 Quad T1/e1/j1 Transceiver
• Manufacturer: Maxim Integrated Products, Inc.

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
The Transmit Interrupt Information register provides an indication of which status registers are generating an
interrupt. When an interrupt occurs, the host can read TIIR to quickly identify which of the transmit status registers
are causing the interrupt(s). These are real-time registers in that the bits will clear once the appropriate interrupt
has been serviced and cleared.
Bit 2: Transmit Latched Status Register 3 Interrupt Status (TLS3).
Bit 1: Transmit Latched Status Register 2 Interrupt Status (TLS2).
Bit 0: Transmit Latched Status Register 1 Interrupt Status (TLS1).
0 = no interrupt pending
1 = interrupt pending
0 = no interrupt pending
1 = interrupt pending
0 = no interrupt pending
1 = interrupt pending
—
7
0
TIIR
Transmit Interrupt Information Register
19Fh + (200h x n): where n = 0 to 3, for Ports 1 to 4
—
6
0
—
5
0
207 of 273
—
0
4
—
3
0
TLS3
2
0
TLS2
1
0
TLS1
0
0