mc9s12e256 Freescale Semiconductor, Inc, mc9s12e256 Datasheet - Page 131

no-image

mc9s12e256

Manufacturer Part Number
mc9s12e256
Description
Hcs12 Microcontrollers 16-bit Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12e256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s12e256CPVE
Manufacturer:
FREESCA
Quantity:
300
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MFUE
Manufacturer:
FREESCAL
Quantity:
329
Part Number:
mc9s12e256MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
3.3.1.2
Read: Anytime. Write: Never; writes to these registers have no effect.
If the ATDDIEN0(1) bit of the associated I/O pin is set to 0 (digital input buffer is disabled), a read returns
a 1. If the ATDDIEN0(1) bit of the associated I/O pin is set to 1 (digital input buffer is enabled), a read
returns the status of the associated pin.
3.3.1.3
Read: Anytime. Write: Anytime.
This register configures port pins PAD[15:0] as either input or output.
If a data direction bit is 0 (pin configured as input), then a read value on PTADx depends on the associated
ATDDIEN0(1) bit. If the associated ATDDIEN0(1) bit is set to 1 (digital input buffer is enabled), a read
on PTADx returns the value on port AD pin. If the associated ATDDIEN0(1) bit is set to 0 (digital input
buffer is disabled), a read on PTADx returns a 1.
Freescale Semiconductor
DDRAD[15:0]
Reset
Reset
Reset
Reset
Field
15:0
W
W
W
W
R
R
R
R
DDRAD15
PTIAD15
DDRAD7
PTIAD7
Port AD Input Register (PTIAD)
Port AD Data Direction Register (DDRAD)
Data Direction Port AD
0 Associated pin is configured as input.
1 Associated pin is configured as output.
1
1
0
0
7
7
7
7
= Reserved or Unimplemented
DDRAD14
DDRAD6
PTIAD14
PTIAD6
1
1
0
0
6
6
6
6
Figure 3-4. Port AD Data Direction Register (DDRAD)
Figure 3-3. Port AD Input Register (PTIAD)
DDRAD13
Table 3-3. DDRAD Field Descriptions
DDRAD5
PTIAD13
PTIAD5
MC9S12E256 Data Sheet, Rev. 1.08
1
1
0
0
5
5
5
5
DDRAD12
PTIAD12
DDRAD4
PTIAD4
1
1
0
0
4
4
4
4
Description
DDRAD11
PTIAD11
DDRAD3
PTIAD3
3
1
3
1
3
0
3
0
Chapter 3 Port Integration Module (PIM9E256V1)
DDRAD10
DDRAD2
PTIAD10
PTIAD2
1
1
0
0
2
2
2
2
DDRAD9
DDRAD1
PTIAD9
PTIAD1
1
1
0
0
1
1
1
1
DDRAD8
DDRAD0
PTIAD8
PTIAD0
1
1
0
0
0
0
0
0
131

Related parts for mc9s12e256