mc9s12e256 Freescale Semiconductor, Inc, mc9s12e256 Datasheet - Page 345

no-image

mc9s12e256

Manufacturer Part Number
mc9s12e256
Description
Hcs12 Microcontrollers 16-bit Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12e256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s12e256CPVE
Manufacturer:
FREESCA
Quantity:
300
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MFUE
Manufacturer:
FREESCAL
Quantity:
329
Part Number:
mc9s12e256MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
11.3.2.26 PMF Frequency Control B Register (PMFFQCB)
Read anytime and write only if MTG is set.
Freescale Semiconductor
Module Base + 0x0029
PWMRIEB
LDOKB
LDFQB
HALFB
Reset
Field
Field
7–4
1
0
3
W
R
Load Okay B — If MTG is clear, this bit reads zero and cannot be written.
If MTG is set, this bit loads the PRSCB bits, the PMFMODB register and the PWMVAL2–3 registers into a set of
buffers. The buffered prescaler divisor B, PWM counter modulus B value, PWM2–3 pulse widths take effect at
the next PWM reload.
Set LDOKB by reading it when it is logic zero and then writing a logic one to it. LDOKB is automatically cleared
after the new values are loaded, or can be manually cleared before a reload by writing a logic zero to it. Reset
clears LDOKB.
0 Do not load new modulus B, prescaler B, and PWM2–3 values.
1 Load prescaler B, modulus B, and PWM2–3 values.
Note: Do not set PWMENB bit before setting the LDOKB bit and do not clear the LDOKB bit at the same time as
PWM Reload Interrupt Enable B — If MTG is clear, this bit reads zero and cannot be written.
If MTG is set, this bit enables the PWMRFB flag to generate CPU interrupt requests.
0 PWMRFB CPU interrupt requests disabled
1 PWMRFB CPU interrupt requests enabled
Load Frequency B — This field selects the PWM load frequency according to
Section 11.4.7.2, “Load Frequency”
Note: The LDFQB field takes effect when the current load cycle is complete, regardless of the state of the load
Half Cycle Reload B — This bit enables half-cycle reloads in center-aligned PWM mode. This bit has no effect
on edge-aligned PWMs.
0 Half-cycle reloads disabled
1 Half-cycle reloads enabled
0
7
setting the PWMENB bit.
okay bit, LDOKB. Reading the LDFQB field reads the buffered value and not necessarily the value
currently in effect.
Figure 11-32. PMF Frequency Control B Register (PMFFQCB)
Table 11-32. PMFENCB Field Descriptions (continued)
0
6
LDFQB
Table 11-33. PMFFQCB Field Descriptions
MC9S12E256 Data Sheet, Rev. 1.08
0
5
for more details.
Chapter 11 Pulse Width Modulator with Fault Protection (PMF15B6CV2)
0
4
Description
Description
HALFB
3
0
0
2
PRSCB
Table
11-34. See
0
1
PWMRFB
0
0
345

Related parts for mc9s12e256