mc9s12e256 Freescale Semiconductor, Inc, mc9s12e256 Datasheet - Page 155

no-image

mc9s12e256

Manufacturer Part Number
mc9s12e256
Description
Hcs12 Microcontrollers 16-bit Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12e256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s12e256CPVE
Manufacturer:
FREESCA
Quantity:
300
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MFUE
Manufacturer:
FREESCAL
Quantity:
329
Part Number:
mc9s12e256MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
3.3.7.3
Read: Anytime. Write: Anytime.
This register configures port pins PU[7:0] as either input or output.
If a pulse width modulator channel is enabled, the associated pin is forced to be an output and the
associated Data Direction Register bit has no effect. If the associated pulse width modulator channel is
disabled, the corresponding DDRUx bit reverts to control the I/O direction of the associated pin.
If the TIM2 module is enabled, each port pin configured for output compare is forced to be an output and
the associated Data Direction Register bit has no effect. If the associated timer output compare is disabled,
the corresponding DDRUx bit reverts to control the I/O direction of the associated pin.
If the TIM2 module is enabled, each port pin configured as an input capture has the corresponding DDRUx
bit controlling the I/O direction of the associated pin.
When both a timer function and a PWM function are enabled on the same pin, the MODRR register
determines which function has control of the pin
Freescale Semiconductor
DDRU[7:0]
Reset
Field
7:0
W
R
DDRU7
Data Direction Port U
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Port U Data Direction Register (DDRU)
0
7
DDRU6
0
6
Figure 3-44. Port U Data Direction Register (DDRU)
Table 3-31. DDRU Field Descriptions
DDRU5
MC9S12E256 Data Sheet, Rev. 1.08
0
5
DDRU4
0
4
Description
DDRU3
3
0
Chapter 3 Port Integration Module (PIM9E256V1)
DDRU2
0
2
DDRU1
0
1
DDRU0
0
0
155

Related parts for mc9s12e256