h5tq4g43mmr Hynix Semiconductor, h5tq4g43mmr Datasheet - Page 67

no-image

h5tq4g43mmr

Manufacturer Part Number
h5tq4g43mmr
Description
4gb Ddr3 Sdram Ddp
Manufacturer
Hynix Semiconductor
Datasheet
Rev. 0.1 /Aug 2008
Data Setup, Hold and Slew Rate Derating
For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS
(base) and tDH (base) value (see Table 15) to the DtDS and DtDH (see Table 16) derating value respectively. Example:
tDS (total setup time) = tDS (base) + DtDS.
Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V
first crossing of V
crossing of V
nal slew rate line between shaded ‘V
later than the nominal slew rate line anywhere between shaded ‘V
the actual signal from the ac level to dc level is used for derating value (see Figure 9).
Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V
first crossing of V
crossing of V
slew rate line between shaded ‘dc level to V
earlier than the nominal slew rate line anywhere between shaded ‘dc to V
the actual signal from the dc level to V
For a valid transition the input signal has to remain above/below V
Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached V
at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach V
For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.
These values are typically not subject to production test. They are verified by design and characterization.
Table 15 - Data Setup and Hold Base-Values
Note: (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS-slew rate)
Units [ps]
tDH (base)
tDS (base)
REF(dc)
IH(dc)
IH(ac)
REF(dc)
min and the first crossing of V
and the first crossing of V
min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last
. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last
REF(dc)
REF(dc)
DDR3-1066
to ac region’, use nominal slew rate for derating value. If the actual signal is
REF(dc)
IL(ac)
level is used for derating value (see Figure 9).
100
REF(dc)
25
max (see Figure 7). If the actual signal is always earlier than the nomi-
region’, use nominal slew rate for derating value. If the actual signal is
(see Figure 8). If the actual signal is always later than the nominal
REF(dc)
IH/IL(ac)
DDR3-1333
to ac region’, the slew rate of a tangent line to
REF(dc)
for some time t
-10
65
region’, the slew rate of a tangent line to
VAC
H5TQ4G43MMR-xxC
H5TQ4G83MMR-xxC
(see Table 17).
reference
V
V
IL(dc)
IH/L(ac)
IH/L(dc)
REF(dc)
max and the
and the
IH/IL(ac)
IH/IL(ac)
67
.

Related parts for h5tq4g43mmr