Z8L180 ZILOG [Zilog, Inc.], Z8L180 Datasheet - Page 136
Z8L180
Manufacturer Part Number
Z8L180
Description
Z8018x Family MPU
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet
1.Z8L180.pdf
(326 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8L18020FSG
Manufacturer:
IR
Quantity:
101
Company:
Part Number:
Z8L18020VSC
Manufacturer:
NXP
Quantity:
1 302
- Current page: 136 of 326
- Download datasheet (2Mb)
Bit
Position Bit/Field R/W
5
4
3
2
1
PE
FE
RIE
DCD0
TDRE
R
R
R/W
R
R
Value
Description
Parity Error — PE is set to 1 when a parity error is
detected on an incoming data byte and ASCI parity
detection is enabled (the MOD1 bit of CNTLA is set to
1). PE is cleared to 0 when the EFR bit (Error Flag Reset)
of CNTLA is written to 0, when DCD0 is High, in
IOSTOP mode, and during RESET.
Framing Error — If a receive data byte frame is
delimited by an invalid stop bit (that is, 0, should be 1),
FE is set to 1. FE is cleared to 0 when the EFR bit (Error
Flag Reset) of CNTLA is written to 0, when DCD0 is
High, in IOSTOP mode, and during RESET.
Receive Interrupt Enable — RIE must be set to 1 to
enable ASCI receive interrupt requests. When RIE is 1, if
any of the flags RDRF, OVRN, PE, or FE become set to
1, an interrupt request is generated. For channel 0, an
interrupt is also generated by the transition of the external
DCD0 input from Low to High.
Data Carrier Detect — Channel 0 has an external
DCD0
DCD
(STAT0, following the
HIGH to LOW and during RESET. When
receiver unit is reset and receiver operation is inhibited.
Transmit Data Register Empty — TDRE = 1 indicates
that the TDR is empty and the next transmit data byte is
written to TDR. After the byte is written to TDR, TDRE
is cleared to 0 until the ASCI transfers the byte from TDR
to the TSR and then TDRE is again set to 1. TDRE is set
to 1 in IOSTOP mode and during RESET. When the
external
0 input is HIGH. It is cleared to 0 on the first read of
input pin. The
CTS
input is High, TDRE is reset to 0.
DCD0
DCD0
bit is set to 1 when the
input transition from
M PU Us e r M anual
UM005001-ZMP0400
Z 8018x Fam il y
DCD0
is 1,
121
Related parts for Z8L180
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS Z8 consumer controller processor. ROM 4 KB, RAM 237 bytes, speed 12 MHz, 24 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS Z8 consumer controller processor. ROM 4 KB, RAM 236 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS Z8 consumer controller processor. ROM 4 KB, RAM 236 bytes, speed 12 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet: