Z8L180 ZILOG [Zilog, Inc.], Z8L180 Datasheet - Page 141

• Manufacturer Part Number: Z8L180
• Description: Z8018x Family MPU
• Manufacturer: ZILOG [Zilog, Inc.]

126
UM005001-ZMP0400
Bit
Position Bit/Field R/W
6
5
4
3
Z 8018x Fam il y
M PU Us e r M anual
RE
TE
RTS0
MPBR/
EFR
R/W
R/W
R/W
R/W
Value
Description
Receiver Enable — When RE is set to 1, the ASCI
receiver is enabled. When RE is reset to 0, the receiver is
disabled and any receive operation in progress is
interrupted. However, the RDRF and error flags are not
reset and the previous contents of RDRF and error flags
are held. RE is cleared to 0 in IOSTOP mode, and during
RESET.
Transmitter Enable — When TE is set to 1, the ASCI
transmitter is enabled. When TE is reset to 0, the
transmitter is disabled and any transmit operation in
progress is interrupted. However, the TDRE flag is not
reset and the previous contents of TDRE are held. TE is
cleared to 0 in IOSTOP mode, and during RESET.
Request to Send Channel 0 — When
the
the
Multiprocessor Bit Receive/Error Flag Reset — When
multiprocessor mode is enabled (MP in CNTLB is 1),
MPBR, when read, contains the value of the MPB bit for
the last receive operation. When written to 0, the EFR
function is selected to reset all error flags (OVRN, FE and
PE) to 0. MPBR/EFR is undefined during RESET.
RTS0
RTS0
output pin goes Low. When
output immediately goes High.
RTS0
RTS0
is reset to 0,
is set to 1,