HYB18L256160B QIMONDA [Qimonda AG], HYB18L256160B Datasheet - Page 38

no-image

HYB18L256160B

Manufacturer Part Number
HYB18L256160B
Description
DRAMs for Mobile Applications 256-Mbit Mobile-RAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB18L256160BC-7.5
Manufacturer:
STM
Quantity:
50 000
Part Number:
HYB18L256160BC-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
HYB18L256160BCL-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BCX-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BF-7.5
Manufacturer:
QIMONDA
Quantity:
11 200
Part Number:
HYB18L256160BF-7.5
Manufacturer:
PANASONIC
Quantity:
5 950
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Part Number:
HYB18L256160BFX-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
1) These parameters account for the number of clock cycles and depend on the operating frequency as follows:
2.4.8.2
A READ or WRITE burst with Auto Precharge enabled can be interrupted by a subsequent READ or WRITE command issued
to a different bank.
Figure 37
The READ to bank m will interrupt the READ to bank n, CAS latency later. The precharge to bank n will begin when the READ
to bank m is registered.
Figure 38
The precharge to bank n will begin when the WRITE to bank m is registered. DQM should be pulled HIGH two clock cycles
prior to the WRITE to prevent bus contention.
Figure 39
The precharge to bank n will begin
clock cycle prior to the READ to bank m.
Figure 40
m. The precharge to bank n will begin
cycle prior to the WRITE to bank m.
Rev. 1.73, 2006-09
01302004-CZ2R-J9SE
Parameter
ACTIVE to PRECHARGE command period
WRITE recovery time
PRECHARGE command period
no. of clock cycles = specified delay / clock period; round up to next integer.
shows a READ with Auto Precharge to bank n, interrupted by a READ (with or without Auto Precharge) to bank m.
shows a READ with Auto Precharge to bank n, interrupted by a WRITE (with or without Auto Precharge) to bank m.
shows a WRITE with Auto Precharge to bank n, interrupted by a READ (with or without Auto Precharge) to bank m.
shows a WRITE with Auto Precharge to bank n, interrupted by a WRITE (with or without Auto Precharge) to bank
CONCURRENT AUTO PRECHARGE
t
WR
t
WR
after the new command to bank m is registered. The last valid data-in to bank n is one
after the WRITE to bank m is registered. The last valid data-in to bank n is one clock
t
t
t
RAS
WR
RP
Symbol
38
45
14
19
READ with Auto Precharge Interrupted by READ
min.
- 7.5
Timing Parameters for PRECHARGE
100k
max.
HY[B/E]18L256160B[C/F]L-7.5
ns
ns
ns
256-Mbit Mobile-RAM
Units
FIGURE 37
TABLE 14
Data Sheet
1)
1)
1)
Note

Related parts for HYB18L256160B