HYB18L256160B QIMONDA [Qimonda AG], HYB18L256160B Datasheet - Page 43

no-image

HYB18L256160B

Manufacturer Part Number
HYB18L256160B
Description
DRAMs for Mobile Applications 256-Mbit Mobile-RAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB18L256160BC-7.5
Manufacturer:
STM
Quantity:
50 000
Part Number:
HYB18L256160BC-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
HYB18L256160BCL-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BCX-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BF-7.5
Manufacturer:
QIMONDA
Quantity:
11 200
Part Number:
HYB18L256160BF-7.5
Manufacturer:
PANASONIC
Quantity:
5 950
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Part Number:
HYB18L256160BFX-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
2.4.10
Power-down is entered when CKE is registered LOW (no
accesses can be in progress). If power-down occurs when all
banks are idle, this mode is referred to as precharge power-
down; if power-down occurs when there is a row active in any
bank, this mode is referred to as active power-down. Entering
power-down deactivates the input and output buffers,
excluding CLK and CKE.
Power-down duration is limited by the refresh requirements of
the device (ddd
power-down.
The power-down state is synchronously exited when CKE is
registered HIGH (along with a NOP or DESELECT
command). One clock delay is required for power down entry
and exit.
Rev. 1.73, 2006-09
01302004-CZ2R-J9SE
t
REF
). CKE LOW must be maintained during
POWER DOWN
43
Power Down Entry Command
HY[B/E]18L256160B[C/F]L-7.5
Power Down Entry and Exit
256-Mbit Mobile-RAM
FIGURE 45
FIGURE 46
Data Sheet

Related parts for HYB18L256160B