HYB18L256160B QIMONDA [Qimonda AG], HYB18L256160B Datasheet - Page 47

no-image

HYB18L256160B

Manufacturer Part Number
HYB18L256160B
Description
DRAMs for Mobile Applications 256-Mbit Mobile-RAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB18L256160BC-7.5
Manufacturer:
STM
Quantity:
50 000
Part Number:
HYB18L256160BC-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
HYB18L256160BCL-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BCX-7.5
Manufacturer:
QIMONDA
Quantity:
1 391
Part Number:
HYB18L256160BF-7.5
Manufacturer:
QIMONDA
Quantity:
11 200
Part Number:
HYB18L256160BF-7.5
Manufacturer:
PANASONIC
Quantity:
5 950
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
HYB18L256160BF-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Company:
Part Number:
HYB18L256160BF-7.5
Quantity:
500
Part Number:
HYB18L256160BFX-7.5
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
1) CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
2) Current state is the state immediately prior to clock edge n.
3) COMMAND n is the command registered at clock edge n; ACTION n is a result of COMMAND n.
4) All states and sequences not shown are illegal or reserved.
5) DESELECT or NOP commands should be issued on any clock edges occurring during
6) Exit from DEEP POWER DOWN requires the same command sequence as for power-up initialization.
Rev. 1.73, 2006-09
01302004-CZ2R-J9SE
Idle
Row Active
Read
Write
Read with AP
Enabled
Write with AP
Enabled
CKEn-1
L
L
H
H
CKEn
L
H
L
H
Current State
Power Down
Self Refresh
Clock Suspend
Deep Power Down
Power Down
Self Refresh
Clock Suspend
Deep Power Down
All Banks Idle
Bank(s) Active
All Banks Idle
Read / Write burst
See
The bank has been precharged, and
A row in the bank has been activated, and
register accesses are in progress
A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or
been terminated
A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or
been terminated
Starts with registration of a READ command with Auto Precharge enabled and ends when
has been met. Once
Starts with registration of a WRITE command with Auto Precharge enabled and ends when
has been met. Once
Table 16
and
Table 20
t
t
RP
RP
Command
X
X
X
X
DESELECT or NOP
DESELECT or NOP
X
X
DESELECT or NOP
DESELECT or NOP
AUTO REFRESH
(valid)
is met, the bank is in the idle state
is met, the bank is in the idle state
t
47
RP
has been met
t
RCD
has been met. No data bursts/accesses and no
Action
Maintain Power Down
Maintain Self Refresh
Maintain Clock Suspend
Maintain Deep Power Down
Exit Power Down
Exit Self Refresh
Exit Clock Suspend
Exit Deep Power Down
Enter Precharge Power Down
Enter Active Power Down
Enter Self Refresh
Enter Clock Suspend
t
RC
period.
HY[B/E]18L256160B[C/F]L-7.5
Current state definitions
256-Mbit Mobile-RAM
Truth Table - CKE
TABLE 21
TABLE 22
Data Sheet
t
RP
Note
1)2)3)4)
1)
1)
1)
1)
1)
1)
1)
1)
1)
1)
1)
1)
t
RP
to
to
to
to
to
to
to
to
to
to
to
to
4)
4)
4)
4)
5)
4)
4)
4)
4)
4)
4)
4)
,
6)

Related parts for HYB18L256160B