Z8F082A28100KIT ZILOG [Zilog, Inc.], Z8F082A28100KIT Datasheet - Page 86

no-image

Z8F082A28100KIT

Manufacturer Part Number
Z8F082A28100KIT
Description
Z8 Encore XP-R F08xA Series with eXtended Peripherals
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet
PS024705-0405
The steps for configuring a timer for CAPTURE RESTART mode and initiating the count
are as follows:
1. Write to the Timer Control register to:
2. Write to the Timer High and Low Byte registers to set the starting count value
3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
4. Clear the Timer PWM High and Low Byte registers to 0000H. This allows user
5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing
6. Configure the associated GPIO port pin for the Timer Input alternate function.
7. Write to the Timer Control register to enable the timer and initiate counting.
In CAPTURE mode, the elapsed time from timer start to Capture event can be calculated
using the following equation:
Capture Elapsed Time (s)
COMPARE Mode
In COMPARE mode, the timer counts up to the 16-bit maximum Compare value stored in
the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon
reaching the Compare value, the timer generates an interrupt and counting continues (the
timer value is not reset to
the Timer Output pin changes state (from Low to High or from High to Low) upon Com-
pare.
If the Timer reaches
The steps for configuring a timer for COMPARE mode and initiating the count are as fol-
lows:
(typically
software to determine if interrupts were generated by either a capture event or a
reload. If the PWM High and Low Byte registers still contain 0000H after the
interrupt, the interrupt was generated by a Reload.
to the relevant interrupt registers. By default, the timer interrupt is generated for both
input capture and reload events. If appropriate, configure the timer interrupt to be
generated only at the input capture event or the reload event by setting TICONFIG
field of the TxCTL1 register.
Disable the timer
Configure the timer for CAPTURE RESTART mode. Setting the mode also
involves writing to
Set the prescale value.
Set the Capture edge (rising or falling) for the Timer Input.
0001H
FFFFH
).
0001H
TMODEHI
P R E L I M I N A R Y
, the timer rolls over to
=
(
----------------------------------------------------------------------------------------------------
Capture Value Start Value
). Also, if the Timer Output alternate function is enabled,
System Clock Frequency (Hz)
bit in TxCTL1 register.
0000H
Z8 Encore! XP
and continue counting.
)
Product Specification
×
Prescale
®
F08xA Series
Timers
68

Related parts for Z8F082A28100KIT