Z8FMC04100 ZILOG [Zilog, Inc.], Z8FMC04100 Datasheet - Page 169

no-image

Z8FMC04100

Manufacturer Part Number
Z8FMC04100
Description
Z8 Encore-R Motor Control Flash MCUs
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
245
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100QKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100QKSG
Manufacturer:
Zilog
Quantity:
979
PS024604-1005
Baud Rate
IR_RxD
UART’s
Clock
RxD
Caution:
Receiving IrDA Data
Data received from the infrared transceiver via the IR_RXD signal through the
decoded by the infrared endec and passed to the UART. The UART’s baud rate clock is
used by the infrared endec to generate the demodulated signal (RXD) that drives the
UART. Each UART/Infrared data bit is 16-clocks wide. Figure 21 illustrates data recep-
tion. When the infrared endec is enabled, the UART’s RXD signal is internal to the
Z8FMC16100 Series Flash MCU while the IR_RXD signal is received through the
pin.
Endec Receiver Synchronization
The IrDA receiver uses a local baud rate clock counter (0 to 15 clock periods) to generate
an input stream for the UART and to create a sampling window for detection of incoming
pulses. The generated UART input (UART RXD) is delayed by 8 baud rate clock periods
with respect to the incoming IrDA data stream. When a falling edge in the input data
stream is detected, the endec counter is reset. When the count reaches a value of 8, the
UART RXD value is updated to reflect the value of the decoded data. When the count
reaches 12 baud clock periods, the sampling window for the next incoming pulse opens.
The window remains open until the count again reaches 8 (or in other words 24 baud clock
periods since the previous pulse was detected) giving the endec a sampling window of
minus four baud rate clocks to plus eight baud rate clocks around the expected time of an
8-Clock
Delay
The system clock frequency must be at least 1.0 MHz to ensure proper reception of the
1.6 µs minimum-width pulses allowed by the IrDA standard.
Start Bit = 0
16-Clock
Period
Min. 1.6 s
Pulse
Start Bit = 0
16-Clock
Period
Figure 21. Infrared Data Reception
Data Bit 0 = 1
P R E L I M I N A R Y
Data Bit 0 = 1
16-Clock
Period
Data Bit 1 = 0
Data Bit 1 = 0
16-Clock
Period
Z8FMC16100 Series Flash MCU
Data Bit 2 = 1
Data Bit 2 = 1
Product Specification
16-Clock
Period
Data Bit 3 = 1
Receiving IrDA Data
Data Bit 3 = 1
RXD
RXD
pin is
147

Related parts for Z8FMC04100