Z8FMC04100 ZILOG [Zilog, Inc.], Z8FMC04100 Datasheet - Page 212

no-image

Z8FMC04100

Manufacturer Part Number
Z8FMC04100
Description
Z8 Encore-R Motor Control Flash MCUs
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
245
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100QKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100QKSG
Manufacturer:
Zilog
Quantity:
979
190
Z8 Encore!
Product Specification
I2C Master/Slave Controller
State
Encoding
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
RESET
FIELD
ADDR
BITS
R/W
®
Motor Control Flash MCUs
R
7
0
Table 98. I
State Name
Idle
Slave Start
Slave Bystander
Slave Wait
Master Stop2
Master Start/Restart
Master Stop1
Master Wait
Slave Transmit Data
Slave Receive Data
Slave Receive Addr1
Slave Receive Addr2
I2CSTATE_H—I
This field defines the current state of the I
the internal state machine. Table 99 defines the states for this field.
I2CSTATE_L—Least significant nibble of the I
substates for the states defined by I2CSTATE_H. Table 100 defines the values for this
field.
2
R
6
I2CSTATE_H
0
C State Register (I2CSTATE) - Description when DIAG = 1
2
C State
R
5
0
State Description
I
I
Address did not match; ignore remainder of transaction.
Waiting for STOP or RESTART condition after sending a Not
Acknowledge instruction.
Master completing STOP condition (SCL = 1, SDA = 1).
MASTER mode sending START condition (SCL = 1, SDA = 0).
Master initiating STOP condition (SCL = 1, SDA = 0).
Master received a Not Acknowledge instruction, waiting for
software to assert STOP or START control bits.
9 substates, one for each data bit and one for the Acknowledge.
9 substates, one for each data bit and one for the Acknowledge.
Slave receiving first address byte (7- and 10-bit addressing)
9 substates, one for each address bit and one for the
Acknowledge.
Slave Receiving second address byte (10-bit addressing)
9 substates, one for each address bit and one for the
Acknowledge.
2
2
Table 99. I2CSTATE_H
C bus is idle or I
C controller has received a START condition.
P R E L I M I N A R Y
R
4
0
F55H
2
C Controller. It is the most significant nibble of
2
C controller is disabled.
R
3
0
2
C state machine. This field defines the
R
2
0
I2CSTATE_L
R
1
0
PS024604-1005
R
0
0

Related parts for Z8FMC04100