VT8601 Via, VT8601 Datasheet - Page 54

• Manufacturer Part Number: VT8601
• Description: Slot-1 / Socket-370 PCI North Bridge
• Manufacturer: Via

GART / Graphics Aperture Control
The function of the Graphics Address Relocation Table
(GART) is to translate virtual 32-bit addresses issued by an
AGP device into 4K-page based physical addresses for system
memory access. In this translation, the upper 20 bits (A31-
A12) are remapped, while the lower 12 address bits (A11-A0)
are used unchanged.
A one-level fully associative lookup scheme is used to
implement the address translation. In this scheme, the upper
20 bits of the virtual address are used to point to an entry in a
page table located in system memory. Each page table entry
contains the upper 20 bits of a physical address (a "physical
page" address). For simplicity, each page table entry is 4
bytes. The total size of the page table depends on the GART
range (called the "aperture size") which is programmable in
the VT8601.
This scheme is shown in the figure below.
31
31
Revision 1.3 September 8, 1999
Figure 4. Graphics Aperture Address Translation
7HFKQRORJLHV ,QF
Physical Page Address
TLB Base
:H &
Virtual Page Address
:H &R R QQHFW
QQHFW
Page Table
index
12 11
12 11
Page Offset
Page Offset
0
0
-48-
Since address translation using the above scheme requires an
access to system memory, an on-chip cache (called a
"Translation Lookaside Buffer" or TLB) is utilized to enhance
performance. The TLB in the 82C501 contains 16 entries.
Address "misses" in the TLB require an access of system
memory to retrieve translation data. Entries in the TLB are
replaced using an LRU (Least Recently Used) algorithm.
Addresses are translated only for accesses within the
"Graphics Aperture" (GA). The Graphics Aperture can be any
power of two in size from 1MB to 256MB (i.e., 1MB, 2MB,
4MB, 8MB, etc). The base of the Graphics Aperture can be
anywhere in the system virtual address space on an address
boundary determined by the aperture size (e.g., if the aperture
size is 4MB, the base must be on a 4MB address boundary).
The Graphics Aperture Base is defined in register offset 10 of
device 0. The Graphics Aperture Size and TLB Table Base
are defined in the following register group (offsets 84 and 88
respectively) along with various control bits.
Device 0 Bus 0 Host Bridge Registers
VT8601 Apollo ProMedia