MC56F8035VLD Freescale Semiconductor, MC56F8035VLD Datasheet - Page 111

• Manufacturer Part Number: MC56F8035VLD
• Description: Digital Signal Processors & Controllers - DSP, DSC 16 BIT DSPHC 64KB
• Manufacturer: Freescale Semiconductor

Specifications of MC56F8035VLD

• Rohs: yes
• Core: 56800E
• Data Bus Width: 16 bit
• Program Memory Size: 64 KB
• Data Ram Size: 8 KB
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 35
• Number Of Timers: 3
• Device Million Instructions Per Second: 32 MIPs
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 105 C
• Package / Case: LQFP-44
• Mounting Style: SMD/SMT

The deassertion sequence of internal resets coordinates the device start up, including the clocking system
start up. The sequence is described in the following steps:
Figure 6-29
of reset. RST is assumed to be the logical AND of all active-low system resets (for example, POR, external
reset, COP and Software reset). In the 56F8035/56F8025, this signal will be stretched by the SIM for a
period of time (up to 96 OSC_CLK clock cycles, depending upon the status of the POR) to create the clock
generation reset signal (CLKGEN_RST). The SIM should deassert CLKGEN_RST synchronously with
the negative edge of OSC_CLK in order to avoid skew problems. CLKGEN_RST is delayed 32 SYS_CLK
cycles to create the peripheral reset signal (PERIP_RST). PERIP_RST is then delayed by 32 SYS_CLK
cycles to create CORE_RST. Both PERIP_RST and CORE_RST should be released on the negative edge
of SYS_CLK_D as shown. This phased releasing of system resets is necessary to give some peripherals
(for example, the Flash interface unit) set-up time prior to the 56800E core becoming active.
Freescale Semiconductor
1. As power is applied, the Relaxation Oscillator starts to operate. When a valid operating voltage is
2. The release of POR reset permits operation of the POR reset extender. The POR extender generates
3. A Combined reset consists of the OR of the extended POR reset, the external reset, the COP reset
4. The Synchronous reset generator generates a reset to the Software and COP reset logic. The COP
5. The CLKGEN reset extender generates the CLKGEN reset used by the clock generation logic. The
6. The release of CLKGEN reset permits operation of the clock generation logic and the Peripheral
7. The release of Peripheral reset permits operation of the peripheral logic and the Core reset extender.
8. The release of Core reset permits execution of code by the 56800E core and marks the end of the
reached, the POR reset will release.
an extended POR reset, which is released 64 OSC_CLK cycles after POR reset. This provides an
additional time period for the clock source and power to stabilize.
and Software reset. The entire device, except for the POR extender, is held reset as long as
Combined reset is asserted. The release of Combined reset permits operation of the CTRL register,
the Synchronous reset generator, and the CLKGEN reset extender.
and Software reset logic is released three OSC_CLK cycles after Combined reset deasserts. This
provides a reasonable minimum duration to the reset for these specialized functions.
CLKGEN reset is released 32 OSC_CLK cycles after Combined reset deasserts. This provides a
window in which the SIM stabilizes the master clock inputs to the clock generator.
reset extender. The Peripheral reset extender generates the Peripheral reset, which is released 32
SYS_CLK cycles after CLKGEN reset. This provides a window in which peripheral and core logic
remain clocked, but in reset, so that synchronous resets can be resolved.
The Core reset extender generates the Core reset, which is released 32 SYS_CLK cycles after the
Peripheral reset. This provides a window in which critical peripheral start-up functions, such as
Flash Security in the Flash memory, can be implemented.
system start-up sequence.
illustrates clock relationships to one another and to the various resets as the device comes out
56F8035/56F8025 Data Sheet, Rev. 6
Clocks
111