MC56F8035VLD Freescale Semiconductor, MC56F8035VLD Datasheet - Page 97

no-image

MC56F8035VLD

Manufacturer Part Number
MC56F8035VLD
Description
Digital Signal Processors & Controllers - DSP, DSC 16 BIT DSPHC 64KB
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC56F8035VLD

Rohs
yes
Core
56800E
Data Bus Width
16 bit
Program Memory Size
64 KB
Data Ram Size
8 KB
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
35
Number Of Timers
3
Device Million Instructions Per Second
32 MIPs
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 105 C
Package / Case
LQFP-44
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC56F8035VLD
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC56F8035VLDR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
In some cases, the user can choose peripheral function between several I/O, each of which have the option
to be programmed to control a specific peripheral function. If the user wishes to use that function, only one
of these I/O must be configured to control that peripheral function. If more than one I/O is configured to
control the peripheral function, the peripheral output signal will fan out to each I/O, but the peripheral input
signal will be the logical OR and AND of all the I/O signals.
Complete lists of I/O muxings are provided in
The GPSn setting can be altered during normal operation, but a delay must be inserted between the time
when one function is disabled and another function is enabled.
Note:
6.3.16.1
This bit field is reserved. Each bit must be set to 0.
6.3.16.2
This field selects the alternate function for GPIOA6.
6.3.16.3
This field selects the alternate function for GPIOA5.
Freescale Semiconductor
Base + $13
RESET
Read
Write
0 = FAULT0 - PWM FAULT0 Input (default)
1 = TA0 - Timer A0
00 = PWM5 - PWM5 (default)
Figure 6-18 Overall Control of Signal Source Using SIM_GPSnn Control
Figure 6-19 GPIO Peripheral Select Register 0 for GPIOA (SIM_GPSA0)
After reset, all I/O pins are GPIO, except the JTAG pins and the RESET pin.
Reserved—Bits 15–13
Configure GPIOA6 (GPS_A6)—Bit 12
Configure GPIOA5 (GPS_A5)—Bits 11–10
Timer A0
FAULT0
15
0
0
PWM
14
0
0
13
0
0
SIM_GPSA0
GPS_A6
Register
12
0
0
1
56F8035/56F8025 Data Sheet, Rev. 6
11
0
GPS_A5
10
0
Table
9
0
GPS_A4
2-3.
8
0
GPIOA6
7
0
0
GPIOA6_PEREN
6
0
0
Register
0
1
5
0
0
GPIOA6 pin
4
0
0
3
0
0
2
0
0
Register Descriptions
1
0
0
0
0
0
97

Related parts for MC56F8035VLD