LPC1112FHN33/203,5 NXP Semiconductors, LPC1112FHN33/203,5 Datasheet - Page 201

no-image

LPC1112FHN33/203,5

Manufacturer Part Number
LPC1112FHN33/203,5
Description
ARM Microcontrollers - MCU Cortex-M0 16kB flash up to 4 kB SRAM
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1112FHN33/203,5

Rohs
yes
Core
ARM Cortex M0
Processor Series
LPC1112
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
16 KB
Data Ram Size
4 KB
On-chip Adc
Yes
Operating Supply Voltage
1.8 V to 3.6 V
Operating Temperature Range
- 65 C to + 150 C
Package / Case
HVQFN-33
Mounting Style
SMD/SMT
Factory Pack Quantity
260
NXP Semiconductors
UM10398
User manual
Fig 31. Auto-RTS Functional Timing
UART1 Rx
UART1 Rx
UART1 Rx
FIFO read
FIFO level
RTS1 pin
13.5.8.1.2 Auto-CTS
start
N-1
byte N
Example: Suppose the UART operating in type ‘550 mode has the trigger level in U0FCR
set to 0x2, then, if Auto-RTS is enabled, the UART will deassert the RTS output as soon
as the receive FIFO contains 8 bytes
reasserted as soon as the receive FIFO hits the previous trigger level: 4 bytes.
The Auto-CTS function is enabled by setting the CTSen bit. If Auto-CTS is enabled, the
transmitter circuitry in the U0TSR module checks CTS input before sending the next data
byte. When CTS is active (low), the transmitter sends the next byte. To stop the
transmitter from sending the following byte, CTS must be released before the middle of
the last stop bit that is currently being sent. In Auto-CTS mode, a change of the CTS
signal does not trigger a modem status interrupt unless the CTS Interrupt Enable bit is set,
Delta CTS bit in the U0MSR will be set though.
generating a Modem Status interrupt.
Table 194. Modem status interrupt generation
The auto-CTS function reduces interrupts to the host system. When flow control is
enabled, a CTS state change does not trigger host interrupts because the device
automatically controls its own transmitter. Without Auto-CTS, the transmitter sends any
data present in the transmit FIFO and a receiver overrun error can result.
illustrates the Auto-CTS functional timing.
Enable
modem
status
interrupt
(U0ER[3])
0
1
1
1
1
1
1
1
1
stop
start
N
CTSen
(U0MCR[7])
x
0
0
0
1
1
1
1
1
All information provided in this document is subject to legal disclaimers.
bits0..7
N-1
Rev. 12 — 24 September 2012
CTS
interrupt
enable
(U0IER[7])
x
x
x
x
0
0
1
1
1
stop
N-2
N-1
(Table 191 on page
Delta CTS
(U0MSR[0])
x
0
1
x
x
x
0
1
x
N-2
Table 194
Chapter 13: LPC111x/LPC11Cxx UART
Delta DCD or trailing edge
RI or
Delta DSR (U0MSR[3] or
U0MSR[2] or U0MSR[1])
x
0
x
1
0
1
0
x
1
M+2
198). The RTS output will be
lists the conditions for
M+1
M
start
UM10398
© NXP B.V. 2012. All rights reserved.
Figure 32
bits0..7
M-1
Modem
status
interrupt
No
No
Yes
Yes
No
Yes
No
Yes
Yes
201 of 538
stop

Related parts for LPC1112FHN33/203,5