MC9S12C128CFUE Freescale Semiconductor, MC9S12C128CFUE Datasheet - Page 489

• Manufacturer Part Number: MC9S12C128CFUE
• Description: IC MCU 128K FLASH 25MHZ 80-QFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12C128CFUE

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 60
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-QFP
• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 25MHz
• Interface Type: CAN/SCI/SPI
• Total Internal Ram Size: 4KB
• # I/os (max): 60
• Number Of Timers - General Purpose: 8
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/2.97V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 80
• Package Type: PQFP
• Processor Series: S12C
• Core: HCS12
• Data Bus Width: 16 bit
• Data Ram Size: 4000 B
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 61
• Number Of Timers: 1
• Operating Supply Voltage: - 0.3 V to + 6.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: M68EVB912C32EE
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

17.4.1.2
The Flash command controller is used to supervise the command write sequence to execute program,
erase, and erase verify algorithms.
Before starting a command write sequence, the ACCERR and PVIOL flags in the FSTAT register must be
clear and the CBEIF flag should be tested to determine the state of the address, data, and command buffers.
If the CBEIF flag is set, indicating the buffers are empty, a new command write sequence can be started.
If the CBEIF flag is clear, indicating the buffers are not available, a new command write sequence will
overwrite the contents of the address, data, and command buffers.
A command write sequence consists of three steps which must be strictly adhered to with writes to the
Flash module not permitted between the steps. However, Flash register and array reads are allowed during
a command write sequence. The basic command write sequence is as follows:
The address written in step 1 will be stored in the FADDR registers and the data will be stored in the
FDATA registers. When the CBEIF flag is cleared in step 3, the CCIF flag is cleared by the Flash command
controller indicating that the command was successfully launched. For all command write sequences, the
CBEIF flag will set after the CCIF flag is cleared indicating that the address, data, and command buffers
are ready for a new command write sequence to begin. A buffered command will wait for the active
operation to be completed before being launched. Once a command is launched, the completion of the
command operation is indicated by the setting of the CCIF flag in the FSTAT register. The CCIF flag will
set upon completion of all active and buffered commands.
Freescale Semiconductor
1. Write to a valid address in the Flash array memory.
2. Write a valid command to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a 1 to CBEIF to launch the command.
Command Write Sequence
MC9S12C-Family / MC9S12GC-Family
Rev 01.24
Chapter 17 16 Kbyte Flash Module (S12FTS16KV1)
489