DS26518GN+ Maxim Integrated Products, DS26518GN+ Datasheet - Page 268

• Manufacturer Part Number: DS26518GN+
• Description: IC TXRX T1/E1/J1 8PORT 256-CSBGA
• Manufacturer: Maxim Integrated Products
• Type: Transceiverr

Specifications of DS26518GN+

• Number Of Drivers/receivers: 8/8
• Protocol: T1/E1/J1
• Voltage - Supply: 3.135 V ~ 3.465 V
• Mounting Type: Surface Mount
• Package / Case: 256-CSBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 3: Receive Bit Reordering Enable (RBRE). When 0, bit reordering is disabled. (The first bit received is in the
LSB of the receive FIFO data byte RFD[0].) When 1, bit reordering is enabled. (The first bit received is in the MSB
of the receive FIFO Data byte RFD[7].)
Bit 2: Receive Data Inversion Enable (RDIE). When 0, the incoming data is directly passed on for packet
processing. When 1, the incoming data is inverted before being passed on for packet processing.
Bit 1: Receive FCS Processing Disable (RFPD). When 0, FCS processing is performed (the packets have a FCS
appended). When 1, FCS processing is disabled (the packets do not have a FCS appended).
Bit 0: Receive FIFO Reset (RFRST). When 0, the receive FIFO resumes normal operations, however, data is
discarded until a start of packet is received after RAM power-up is completed. When 1, the receive FIFO is
emptied, any transfer in progress is halted, the FIFO RAM is powered down, the RHDA bit is forced low, and all
incoming data is discarded.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 4 to 0: Receive HDLC-256 Data Available Level (RDAL[4:0]). These five bits indicate the minimum number
of eight byte groups that must be stored (contain data) in the receive FIFO before HDLC-256 data is considered to
be available (RHDA = 1). For example, a value of 21 (15h) results in HDLC-256 data being available when the
receive FIFO contains 168 (A8h) bytes or more.
—
—
7
0
7
0
—
—
6
0
6
0
RH256CR1
Receive HDLC-256 Control Register 1
1510h + (20h x (n - 1)) : where n = 1 to 8
RH256CR2
Receive HDLC-256 Control Register 2
1511h+ (20h x (n - 1)) : where n = 1 to 8
—
—
5
0
5
0
RDAL4
268 of 312
—
0
4
4
0
RDAL3
RBRE
3
1
3
0
RDAL2
RDIE
2
0
2
0
RDAL1
RFPD
1
0
1
0
RDAL0
RFRST
0
0
0
0