SAF1760BE/V1,557 NXP Semiconductors, SAF1760BE/V1,557 Datasheet - Page 18

• Manufacturer Part Number: SAF1760BE/V1,557
• Manufacturer: NXP Semiconductors

Specifications of SAF1760BE/V1,557

• Lead Free Status / Rohs Status: Compliant

NXP Semiconductors
SAF1760_1
Product data sheet
7.3.2 PIO mode access, memory write cycle
7.3.3 PIO mode access, register read cycle
7.3.4 PIO mode access, register write cycle
7.3.5 DMA mode, read and write operations
The PIO memory writes access is similar to a normal memory access. It is not necessary
to set the pre-fetching address before a write cycle to the memory.
The SAF1760 internal write address will not be automatically incremented during
consecutive write accesses; unlike in a series of SAF1760 memory read cycles. The
memory write address must be incremented before every access.
The PIO register read access is similar to a general register access. It is not necessary to
set a pre-fetching address before a register read.
The SAF1760 register read address will not be automatically incremented during
consecutive read accesses; unlike in a series of SAF1760 memory read cycles. The
SAF1760 register read address must be correctly specified before every access.
The PIO register write access is similar to a general register access. It is not necessary to
set a pre-fetching address before a register write.
The SAF1760 register write address will not be automatically incremented during
consecutive write accesses; unlike in a series of SAF1760 memory read cycles. The
SAF1760 register write address must be correctly specified before every access.
The internal SAF1760 host controller DMA is a slave DMA. The host system processor or
DMA must ensure the data transfer to or from the SAF1760 memory.
The SAF1760 DMA supports a DMA burst length of 1, 4, 8 and 16 cycles for both the
16-bit and 32-bit data bus width. DREQ will be asserted at the beginning of the first burst
of a DMA transfer and will be de-asserted on the last cycle, RD_N or WR_N active pulse,
of that burst. It will be reasserted shortly after the DACK de-assertion, as long as the DMA
transfer counter was not reached. DREQ will be de-asserted on the last cycle when the
DMA transfer counter is reached and will not be reasserted until the DMA reprogramming
is performed. Both DREQ and DACK signals are programmable as active LOW or active
HIGH, according to the system requirements.
– Write the starting (read) address 4100h and bank2 = 10b to the Memory register.
Remark: Once 4000h is written to the Memory register for bank1, the bank select
value determines the successive incremental addresses used to fetch data. That
is, the fetching of data is independent of the address on A[15:0] lines.
When RD_N is asserted for four cycles with A[17:16] = 10b, the returned data
corresponds to addresses 4100h, 4104h, 4108h and 410Ch.
Consequently, the RD_N assertion with A[17:16] = 01b will return data from 400Ch
because the bank1 read stopped there in the previous cycle. Also, RD_N
assertions with A[17:16] = 10b will now return data from 4110h because the bank2
read stopped there in the previous cycle.
Rev. 01 — 9 November 2009
Embedded Hi-Speed USB host controller
SAF1760
© NXP B.V. 2009. All rights reserved.
18 of 110