SAF1760BE/V1,557 NXP Semiconductors, SAF1760BE/V1,557 Datasheet - Page 52

no-image

SAF1760BE/V1,557

Manufacturer Part Number
SAF1760BE/V1,557
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAF1760BE/V1,557

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAF1760BE/V1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 56.
SAF1760_1
Product data sheet
Bit
31 to 10
9
8
7
6
5
4
3
2
1
0
Symbol
-
ISO_IRQ
ATL_IRQ
INT_IRQ
CLKREADY
HC_SUSP
-
DMAEOT
INT
-
SOFITLINT
-
Interrupt register (address 0310h) bit description
Description
reserved; write reset value
ISO IRQ: Indicates that an ISO PTD was completed, or the PTDs corresponding to the bits set
in the ISO IRQ Mask AND or ISO IRQ Mask OR register bits combination were completed. The
IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set.
0 — No ISO PTD event occurred.
1 — ISO PTD event occurred.
For details, see
ATL IRQ: Indicates that an ATL PTD was completed, or the PTDs corresponding to the bits set
in the ATL IRQ Mask AND or ATL IRQ Mask OR register bits combination were completed. The
IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set.
0 — No ATL PTD event occurred.
1 — ATL PTD event occurred.
For details, see
INT IRQ: Indicates that an INT PTD was completed, or the PTDs corresponding to the bits set
in the INT IRQ Mask AND or INT IRQ Mask OR register bits combination were completed. The
IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set.
0 — No INT PTD event occurred.
1 — INT PTD event occurred.
For details, see
Clock Ready: Indicates that internal clock signals are running stable. The IRQ line will be
asserted if the respective enable bit in the HCInterruptEnable register is set.
0 — No CLKREADY event has occurred.
1 — CLKREADY event occurred.
Host Controller Suspend: Indicates that the host controller has entered suspend mode. The
IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set.
0 — The host controller did not enter suspend mode.
1 — The host controller entered suspend mode.
If the Interrupt Service Routine (ISR) accesses the SAF1760, it will wake up for the time
specified in bits 31 to 16 of the Power-Down Control register.
reserved; write reset value
DMA EOT Interrupt: Indicates the DMA transfer completion. The IRQ line will be asserted if
the respective enable bit in the HCInterruptEnable register is set.
0 — No DMA transfer is completed.
1 — DMA transfer is complete.
reserved; write reset value; value is zero just after reset and changes to one after a short while
SOT ITL Interrupt: The IRQ line will be asserted if the respective enable bit in the
HCInterruptEnable register is set.
0 — No SOF event has occurred.
1 — An SOF event has occurred.
reserved; write reset value; value is zero just after reset and changes to one after a short while
Section
Section
Section
Rev. 01 — 9 November 2009
7.4.
7.4.
7.4.
Embedded Hi-Speed USB host controller
SAF1760
© NXP B.V. 2009. All rights reserved.
52 of 110

Related parts for SAF1760BE/V1,557