MC9S12XD256VAG Freescale Semiconductor, MC9S12XD256VAG Datasheet - Page 516

no-image

MC9S12XD256VAG

Manufacturer Part Number
MC9S12XD256VAG
Description
IC MCU 256K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XD256VAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
14K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 105°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XD256VAG
Manufacturer:
FREESCAL
Quantity:
246
Part Number:
MC9S12XD256VAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 12 Serial Peripheral Interface (S12SPIV4)
This is a high level description only, detailed descriptions of operating modes are contained in
Section 12.4.7, “Low Power Mode
12.1.4
Figure 12-1
data registers, shifter logic, baud rate generator, master/slave control logic, and port control logic.
516
SPI operation in wait mode is a configurable low power mode, controlled by the SPISWAI bit
located in the SPICR2 register. In wait mode, if the SPISWAI bit is clear, the SPI operates like in
run mode. If the SPISWAI bit is set, the SPI goes into a power conservative state, with the SPI clock
generation turned off. If the SPI is configured as a master, any transmission in progress stops, but
is resumed after CPU goes into run mode. If the SPI is configured as a slave, reception and
transmission of a byte continues, so that the slave stays synchronized to the master.
Stop mode
The SPI is inactive in stop mode for reduced power consumption. If the SPI is configured as a
master, any transmission in progress stops, but is resumed after CPU goes into run mode. If the SPI
is configured as a slave, reception and transmission of a byte continues, so that the slave stays
synchronized to the master.
Block Diagram
gives an overview on the SPI architecture. The main parts of the SPI are status, control and
Options”.
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor

Related parts for MC9S12XD256VAG