MCF5280CVM66 Freescale Semiconductor, MCF5280CVM66 Datasheet - Page 580

IC MPU 32BIT COLDF 256-MAPBGA

MCF5280CVM66

Manufacturer Part Number
MCF5280CVM66
Description
IC MPU 32BIT COLDF 256-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF528xr
Datasheet

Specifications of MCF5280CVM66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, SPI, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
142
Program Memory Type
ROMless
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
256-MAPBGA
Controller Family/series
ColdFire
No. Of I/o's
150
Program Memory Size
2KB
Ram Memory Size
64KB
Cpu Speed
66.67MHz
Embedded Interface Type
CAN, I2C, SPI, UART
No. Of Pwm Channels
8
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5280CVM66
Manufacturer:
FREESCAL
Quantity:
151
Part Number:
MCF5280CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5280CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5280CVM66L
Manufacturer:
FREESCAL
Quantity:
151
Queued Analog-to-Digital Converter (QADC)
Situations S10 and S11
detected for queue 2 while the queue is suspended, the trigger overrun error bit is set, the same as if queue
2 were being executed when a new trigger event occurs. Trigger overrun on queue 2 thus allows the user
to know that queue 1 is taking up so much QADC time that queue 2 trigger events are being lost.
28-42
QS:
Q1:
Q2:
Q1:
Q2:
QS:
0000
0000
IDLE
IDLE
Q2:
Q2:
IDLE
IDLE
T2
T2
C1
C1
C1
ACTIVE
ACTIVE
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3
(Figure 28-32
0010
0010
C2
C2
Q1:
Q1:
T1
T1
TOR2
Figure 28-32. CCW Priority Situation 10
C1
C1
SUSPEND ACT
SUSPEND
Figure 28-31. CCW Priority Situation 9
ACTIVE
ACTIVE
T2
1010
1010
C2
C2
and
PF1
PF1
0110
C2
C1
Figure
ACTIVE
0110
PF2
PAUSE
0101
C2
PAUSE
PAUSE
PF2
28-33) show that when an additional trigger event is
T2
PAUSE
0101
C3
ACTIVE
0110
T2
0110
ACT
C4
C3
T1
T1
TOR2
C3
SUSPEND
SUSPEND
C3
T2
ACTIVE
ACTIVE
1010
1010
C4
C4
CF1
CF1
0010
ACT
C3
C4
ACTIVE
0010
CF2
C4
CF2
RESUME=1
IDLE
IDLE
Freescale Semiconductor
RESUME = 0
IDLE
0000
IDLE
0000

Related parts for MCF5280CVM66