WG82574L S LBA9 Intel, WG82574L S LBA9 Datasheet - Page 292

• Manufacturer Part Number: WG82574L S LBA9
• Description: CONTROLLER, ENET, INTEL 82574L, 64PQFN
• Manufacturer: Intel

Specifications of WG82574L S LBA9

• Ethernet Type: IEEE 802.3, IEEE 802.3u, IEEE 802.3ab
• Supply Voltage Range: 3V To 3.6V
• Operating Temperature Range: 0°C To +85°C
• Digital Ic Case Style: QFN
• No. Of Pins: 64
• Package / Case: QFN
• Interface Type: I2C, JTAG, PCI, SPI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

292
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
Time Sync
MSI-X
MSI-X
MSI-X
MSI-X
MSI-X
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Diagnostic
Category
Offset
0x0B630
Offset
0B634
Offset
0x0B638
Offset
0B614
Offset
0B618
Offset
0B61C
Offset
0B600
Offset
0B604
Offset
0B608
Offset
0B60C
Offset
0B610
BAR3:
0x0000 +
n*0x10
[n=0..4]
BAR3:
0x0004 +
n*0x10
[n=0..4]
BAR3:
0x0008 +
n*0x10
[n=0..4]
BAR3:
0x000C +
n*0x10
[n=0..4]
BAR3:
0x02000
0x00F10
0x02410
0x02418
0x02420
0x02428
0x02430
0x03410
0x03418
0x03420
Offset
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
0x08000
0x08008
N/A
N/A
N/A
0x08018
N/A
0x08010
Offset
Alias
MSIXPBA
RXSATRH
RXCFGL
RXUDP
TSYNCTXCTL
TXSTMPL
TXSTMPH
SYSTIML
SYSTIMH
TIMINCA
TIMADJL
TIMADJH
MSIXTADD
MSIXTUADD
MSIXTMSG
MSIXTVCTRL
POEMB
RDFH
RDFT
RDFHS
RDFTS
RDFPC
TDFH
TDFT
TDFHS
Abbreviation
RX Timestamp Attributes High
RX Ethertype and Message Type
Register
RX UDP Port
TX Time Sync Control Register
TX Timestamp Value Low
TX Timestamp Value High
System Time Register Low
System Time Register High
Increment Attributes Register
Time Adjustment Offset Register Low
Time Adjustment Offset Register High
MSI-X Table Entry Lower Address
MSI-X Table Entry Upper Address
MSI-X Table Entry Message
MSI-X Table Entry Vector Control
MSI-X PBA Bit Description
PHY OEM Bits Register
Receive Data FIFO Head Register
Receive Data FIFO Tail Register
Receive Data FIFO Head Saved Register
Receive Data FIFO Tail Saved Register
Receive Data FIFO Packet Count
Transmit Data FIFO Head Register
Transmit Data FIFO Tail Register
Transmit Data FIFO Head Saved Register
82574 GbE Controller—Driver Programing Interface
Name
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R/W
R/W
R/W
R/W
RO
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
page 379
page 379
page 379
page 379
page 380
page 380
page 380
page 380
page 380
page 380
page 381
page 382
page 382
page 382
page 382
page 383
page 412
page 412
page 413
page 413
page 413
page 414
page 414
page 414
page 415
Link to
Page