UPD78F0413GA-GAM-AX NEC, UPD78F0413GA-GAM-AX Datasheet - Page 114

8BIT UC, 32K FLASH, 1KB RAM, LCD

UPD78F0413GA-GAM-AX

Manufacturer Part Number
UPD78F0413GA-GAM-AX
Description
8BIT UC, 32K FLASH, 1KB RAM, LCD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0413GA-GAM-AX

Controller Family/series
UPD78F
No. Of I/o's
30
Ram Memory Size
1024Byte
Cpu Speed
10MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
32KB
Oscillator Type
External, Internal

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0413GA-GAM-AX
Manufacturer:
ADI
Quantity:
882
Part Number:
UPD78F0413GA-GAM-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
(5) Main OSC control register (MOC)
114
This register selects the operation mode of the high-speed system clock.
This register is used to stop the X1 oscillator or to disable an external clock input from the EXCLK pin when the
CPU operates with a clock other than the high-speed system clock.
MOC can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 80H.
Address: FFA2H
Symbol
MOC
Cautions 1. When setting MSTOP to 1, be sure to confirm that the CPU operates with a clock
MSTOP
MSTOP
<7>
0
1
After reset: 80H
2. Do not clear MSTOP to 0 while bit 6 (OSCSEL) of the clock operation mode select
3. The peripheral hardware cannot operate when the peripheral hardware clock is
Figure 5-5. Format of Main OSC Control Register (MOC)
X1 oscillator operating
X1 oscillator stopped
other than the high-speed system clock. Specifically, set under either of the
following conditions.
clock)
In addition, stop peripheral hardware that is operating on the high-speed system
clock before setting MSTOP to 1.
register (OSCCTL) is 0 (I/O port mode).
stopped.
peripheral hardware clock has been stopped, initialize the peripheral hardware.
When CLS = 1 (when CPU operates with the subsystem clock)
When MCS = 0 (when CPU operates with the internal high-speed oscillation
6
0
R/W
X1 oscillation mode
CHAPTER 5 CLOCK GENERATOR
To resume the operation of the peripheral hardware after the
User’s Manual U18698EJ1V0UD
5
0
Control of high-speed system clock operation
4
0
3
0
External clock from EXCLK pin is enabled
External clock from EXCLK pin is disabled
External clock input mode
2
0
1
0
0
0

Related parts for UPD78F0413GA-GAM-AX