IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 157
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 157 of 202
- Download datasheet (6Mb)
2D FIR Filter
Table 6–1. 2D FIR Filter Signals
January 2011 Altera Corporation
clock
reset
din_data
din_endofpacket
din_ready
din_startofpacket
din_valid
dout_data
dout_endofpacket
dout_ready
dout_startofpacket
dout_valid
Signal
Table 6–1
Processing Suite MegaCore functions.
Table 6–1
Direction
In
In
In
In
Out
In
In
Out
Out
In
Out
Out
to
shows the input and output signals for the 2D FIR Filter MegaCore function.
Table 6–19
The main system clock. The MegaCore function operates on the rising edge of the
clock signal.
The MegaCore function is asynchronously reset when reset is asserted high.
The reset must be de-asserted synchronously with respect to the rising edge of
the clock signal.
din port Avalon-ST data bus. Pixel data is transferred into the MegaCore
function over this bus.
din port Avalon-ST endofpacket signal. This signal marks the end of an Avalon-
ST packet.
din port Avalon-ST ready signal. This signal indicates when the MegaCore
function is ready to receive data.
din port Avalon-ST startofpacket signal. This signal marks the start of an
Avalon-ST packet.
din port Avalon-ST valid signal. This signal identifies the cycles when the port
should input data.
dout port Avalon-ST data bus. Pixel data is transferred out of the MegaCore
function over this bus.
dout port Avalon-ST endofpacket signal. This signal marks the end of an
Avalon-ST packet.
dout port Avalon-ST ready signal. This signal is asserted by the downstream
device when it is able to receive data.
dout port Avalon-ST startofpacket signal. This signal marks the start of an
Avalon-ST packet.
dout port Avalon-ST valid signal. This signal is asserted when the MegaCore
function outputs data.
list the input and output signals for the Video and Image
Description
Video and Image Processing Suite User Guide
6. Signals
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: