IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 61
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 61 of 202
- Download datasheet (6Mb)
Chapter 4: Interfaces
Avalon-ST Video Protocol
January 2011 Altera Corporation
Video Data Packets
Static Parameters of Video Data Packets
Table 4–1
packet.
Table 4–1. Avalon-ST Video Packet Types
Figure 4–2. Packet Structure
The Avalon-ST Video protocol is designed to be most efficient for transferring video
data, therefore the symbol bit width and the number of symbols transferred in parallel
(that is, in one clock cycle) are defined by the parameters of the video data packet
types (refer to
Video data packets transmit video data between the MegaCore functions. A video
data packet contains the color plane values of the pixels for an entire progressive
frame or an entire interlaced field.
The video data is sent per pixel in a raster scan order. The pixel order is as follows:
1. From the top left of the image right wards along the horizontal line.
2. At the end of the current line, jump to the left most pixel of the next horizontal line
3. Go right wards along the horizontal line.
4. Repeat
The following two static parameters specify the Avalon-ST interface that video
systems use:
down.
Type Identifier
(4 bits in least significant symbol,
lists the packet types and
2
9–12
1–8
13
14
15
X’s for unused symbols)
and
0
Start
Packet type identifier
“Static Parameters of Video Data Packets” on page
3
until the bottom right pixel is reached and the frame has been sent.
X
Video data packet
User packet types
Reserved for future Altera use
Ancillary data packet
Reserved for future Altera use
Control data packet
(Split into symbols)
Data of the packet
Figure 4–2 on page 4–3
Description
Video and Image Processing Suite User Guide
End
shows the structure of a
Symbols can be
transmitted in parallel
(2 in this example)
4–3).
4–3
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: