IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 53
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 53 of 202
- Download datasheet (6Mb)
Chapter 3: Parameter Settings
Interlacer
Interlacer
Table 3–17. Interlacer Parameter Settings
January 2011 Altera Corporation
Maximum image width
Maximum image height
Bits per pixel per color
plane
Number of color planes
in sequence
Number of color planes
in parallel
initial field
Pass-through mode
Run-time control
Control packets override
field selection
Parameter
Table 3–13
32–2600, Default = 640
32–2600, Default = 480
4–20, Default = 8
1–3
1–3
F0, F1
On or Off
On or Off
On or Off
shows the Interlacer MegaCore function parameters.
Value
Specifies the maximum frame width in pixels. The maximum
frame width is the default width at start up.
Specifies the maximum progressive frame height in pixels. The
maximum frame height is the default progressive height at start
up.
Specifies the number of bits per color plane.
Specifies the number of color planes that are sent in sequence
over one data connection. For example, a value of 3 for R'G'B'
R'G'B' R'G'B'.
Specifies the number of color planes sent in parallel.
Specifies the type for the first field output after reset or after a
resolution change.
Turn on to propagate interlaced fields unchanged. Turn off to
discard interlaced input.
Turn on to enable run-time control.
Turn on when the content of the control packet specifies which
lines to drop when converting a progressive frame into an
interlaced field.
Description
Video and Image Processing Suite User Guide
3–17
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: