SL11R Cypress Semiconductor Corp, SL11R Datasheet - Page 34

no-image

SL11R

Manufacturer Part Number
SL11R
Description
IC MCU FULL SPD USB 16B 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL11R

Applications
USB Microcontroller
Core Processor
RISC
Program Memory Type
Mask ROM (6 kB)
Controller Series
USB Controller
Ram Size
3Kx8
Interface
2-Wire Serial, UART, USB
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1462

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL11R
Quantity:
12 388
Part Number:
SL11R-100
Manufacturer:
NSC
Quantity:
630
Part Number:
SL11R-1DE
Manufacturer:
MRL
Quantity:
1 831
Part Number:
SL11R-IDE
Manufacturer:
SCANLOGIC
Quantity:
5 510
Part Number:
SL11R-IDE
Manufacturer:
VISHAY
Quantity:
5 510
Part Number:
SL11R-IDE-B1.22
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
for controlling power off function. The GPIO20 can be used for device low power mode; it will remove power from the peripherals
in suspend mode. Once USB power is restored, the power to the peripherals may be enabled. The SL11R BIOS will execute the
pull up interrupt upon power-up. To use this feature, the GPIO29 pin must be connected to the DATA+ line of the USB connector
(see Figure below). For more information about this function, see the [Ref. 1] SL11R_BIOS.
4.17
The SL11R Controller supports four Programmable Digital Pulse output channels. These channels can also be used for Pulse
Width Modulation (PWM) operation. Operation is directed by the PWM Control Register, Maximum Count Register, and the
individual Start and Stop Counter Registers. These are provided for each of the four output channels. To set up PWM operation,
the Maximum Count Register is set to the desired maximum count value. Then the start and stop value for each channel is written
with the required values. The start and stop values are chosen to achieve the desired pulse widths during each cycle. When the
channels are disabled (by the Control Register), the associated I/O pins revert to GPIO use.
Note: The RCLK is the resulting clock (see the Speed Control Register (0xC006: R/W)).
4.17.1
Document #: 38-08006 Rev. **
D15
ST
Programmable Pulse/PWM Interface
PWM Control Register (0xC0E6: R/W)
D14
0
PWM Block Diagram
D13
0
D12
0
Figure 4-6. Special GPIO Pull-up Connection Example
SC2
D11
SC1
D10
33
Figure 4-7. PWM Block Diagram
GPIO29
SC0
D9
1.5 K
OS
D8
33
D7
P3
USB type B Connector
D6
P2
1
2
3
4
V
D-
D+
GND
CC
D5
P1
D4
P0
EN3
D3
EN2
D2
EN1
D1
Page 34 of 85
EN0
SL11R
D0

Related parts for SL11R