SL11R Cypress Semiconductor Corp, SL11R Datasheet - Page 40

no-image

SL11R

Manufacturer Part Number
SL11R
Description
IC MCU FULL SPD USB 16B 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL11R

Applications
USB Microcontroller
Core Processor
RISC
Program Memory Type
Mask ROM (6 kB)
Controller Series
USB Controller
Ram Size
3Kx8
Interface
2-Wire Serial, UART, USB
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 65°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1462

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL11R
Quantity:
12 388
Part Number:
SL11R-100
Manufacturer:
NSC
Quantity:
630
Part Number:
SL11R-1DE
Manufacturer:
MRL
Quantity:
1 831
Part Number:
SL11R-IDE
Manufacturer:
SCANLOGIC
Quantity:
5 510
Part Number:
SL11R-IDE
Manufacturer:
VISHAY
Quantity:
5 510
Part Number:
SL11R-IDE-B1.22
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
5.2
This mode includes the Mailbox Protocol and DMA Protocol. The Mailbox Protocol allows asynchronous exchange of data
between an external Processor (i.e. DSP or Microprocessors) and the SL11R, via the bidirectional data port SD15-SD0
(GPIO15-0). The DMA Protocol allows the large data blocks to be transferred to or from SL11R memory devices via the 8/16-bit
DMA port.
The SL11R has four built-in PWM output channels available in the 8/16-bit DMA mode. Each channel provides a programmable
timing generator sequence which can be used to interface to various line CCD, CIS, CMOS image sensors or can be used for
other types of applications (see Programmable Pulse/PWM Interface for more detail of controlling these PWM functions).
Note: Any other unused IO pins can be used as the GPIO pins under control of the General Purpose IO mode (GPIO).
Document #: 38-08006 Rev. **
D15-0
8/16-bit DMA Mode
D15
I31
D14
I30
ENB from I/O
Control Register
Output Data from
I31-16
Input Data To
Read back of
Output Data
Output data
Input Data
Register
Register
Register
D13
I29
D12
I28
Input Pin data
D11
I27
Figure 5-1. GPIO Mode Block Diagram\
Internal I/O Register Data Path
D10
I26
I25
D9
I24
D8
I23
D7
I22
D6
I21
D5
I20
D4
I/O Pin
I19
D3
I18
D2
I17
D1
I16
D0
Page 40 of 85
SL11R

Related parts for SL11R