MC68340AG25E Freescale Semiconductor, MC68340AG25E Datasheet - Page 142

• Manufacturer Part Number: MC68340AG25E
• Description: IC MPU 32BIT 25MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68340AG25E

• Processor Type: M683xx 32-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Controller Family/series: 68K
• Core Size: 32 Bit
• No. Of I/o's: 16
• Cpu Speed: 25MHz
• No. Of Timers: 2
• Embedded Interface Type: UART
• Digital Ic Case Style: LQFP
• Rohs Compliant: Yes
• Processor Series: M683xx
• Core: CPU32
• Maximum Clock Frequency: 25 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Details

5.1.6 Addressing Modes
Addressing in the CPU32 is register oriented. Most instructions allow the results of the
specified operation to be placed either in a register or directly in memory; this flexibility
eliminates the need for extra instructions to store register contents in memory.
The seven basic addressing modes are as follows:
Included in the register indirect addressing modes are the capabilities to postincrement,
predecrement, and offset. The PC relative mode also has index and offset capabilities. In
addition to these addressing modes, many instructions implicitly specify the use of the SR,
SP and/or PC. Addressing is explained fully in the M68000PM/AD, M68000 Family
Programmer’s Reference Manual .
5.1.7 Instruction Set
The instruction set of the CPU32 is very similar to that of the MC68020 (see Table 5-1).
Two new instructions have been added to facilitate embedded control applications:
LPSTOP and table lookup and interpolate (TBL). The following M68020 instructions are
not implemented on the CPU32:
The CPU32 traps on unimplemented instructions or illegal effective addressing modes,
allowing user-supplied code to emulate unimplemented capabilities or to define special-
purpose functions. However, Motorola reserves the right to use all currently
unimplemented instruction operation codes for future M68000 core enhancements.
MOTOROLA
• Register Direct
• Register Indirect
• Register Indirect with Index
• Program Counter Indirect with Displacement
• Program Counter Indirect with Index
• Absolute
• Immediate
BFxxx
CALLM, RTM — Call Module, Return Module
CAS, CAS2
cpxxx
PACK, UNPK — Pack, Unpack BCD Instructions
— Coprocessor Instructions (cpBcc, cpDBcc, cpGEN, cpRESTORE,
— Bit Field Instructions (BFCHG, BFCLR, BFEXTS, BFEXTU,
— Compare and Set (Read-Modify-Write Instructions)
BFFFO, BFINS, BFSET, BFTST)
cpSAVE, cpScc, cpTRAPcc)
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68340 USER’S MANUAL
Go to: www.freescale.com
5- 5