MC68340AG25E Freescale Semiconductor, MC68340AG25E Datasheet - Page 44

no-image

MC68340AG25E

Manufacturer Part Number
MC68340AG25E
Description
IC MPU 32BIT 25MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68340AG25E

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
144-LQFP
Controller Family/series
68K
Core Size
32 Bit
No. Of I/o's
16
Cpu Speed
25MHz
No. Of Timers
2
Embedded Interface Type
UART
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Processor Series
M683xx
Core
CPU32
Maximum Clock Frequency
25 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68340AG25E
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68340AG25E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IPIPE
DSO
2.11.3 Breakpoint (BKPT)
This pin functions as BKPT in normal operation and as DSCLK in background debug
mode.
BKPT
DSCLK
2.11.4 Freeze (FREEZE)
Assertion of this active-high output signal indicates that the CPU32 has acknowledged a
breakpoint and has initiated background mode operation.
2.12 DMA MODULE SIGNALS
The following signals are used by the direct memory access (DMA) controller module to
provide external handshake for either a source or destination. See Section 6 DMA
Module for additional information on these signals.
2.12.1 DMA Request ( DREQ2, DREQ1 )
This active-low input is asserted by a peripheral device to request an operand transfer
between that peripheral and memory. The assertion of DREQ starts the DMA process.
The assertion level in external burst mode is level sensitive; in external cycle steal mode,
it is falling-edge sensitive.
2.12.2 DMA Acknowledge (DACK2, DACK1)
This active-low output is asserted by the DMA to signal to a peripheral that an operand is
being transferred in response to a previous transfer request.
2.12.3 DMA Done ( DONE2, DONE1 )
This active-low bidirectional signal is asserted by the DMA or a peripheral device during
any DMA bus cycle to indicate that the last data transfer is being performed. DONE is an
active input in any mode. As an output, it is only active in external request mode. An
external pullup resistor is required even during operation in the internal request mode.
2-10
This active-low output signal is used to track movement of words through the instruction
pipeline.
This development serial output signal helps to provide serial communications for
background debug mode.
This active-low input signal is used to signal a hardware breakpoint to the CPU32.
This development serial clock input helps to provide serial communications for
background debug mode.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68340 USER’S MANUAL
Go to: www.freescale.com
MOTOROLA

Related parts for MC68340AG25E