W83627DHG Nuvoton Technology Corporation of America, W83627DHG Datasheet - Page 11

no-image

W83627DHG

Manufacturer Part Number
W83627DHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheet

Specifications of W83627DHG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627DHG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83627DHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627DHG
Quantity:
95
Company:
Part Number:
W83627DHG
Quantity:
5 000
Part Number:
W83627DHG-A
Manufacturer:
WINBOND-PBF
Quantity:
3
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/PBF
Quantity:
8
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/PBF
Quantity:
508
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627DHG-A
Quantity:
1 200
Part Number:
W83627DHG-AC
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-C
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627DHG-P
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627DHG-P
Manufacturer:
IDT
Quantity:
165
Part Number:
W83627DHG-P
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-PT
Manufacturer:
NUVOTON
Quantity:
20 000
Part Number:
W83627DHG-PT
0
13. KEYBOARD CONTROLLER ........................................................................................................ 159
14. POWER MANAGEMENT EVENT ................................................................................................ 164
15. SERIALIZED IRQ.......................................................................................................................... 173
16. WATCHDOG TIMER .................................................................................................................... 176
17. GENERAL PURPOSE I/O ............................................................................................................ 177
18. VID INPUTS AND OUTPUTS ....................................................................................................... 178
19. PCI RESET BUFFERS ................................................................................................................. 179
20. CONFIGURATION REGISTER .................................................................................................... 180
13.1 Output Buffer ....................................................................................................................... 159
13.2 Input Buffer.......................................................................................................................... 159
13.3 Status Register.................................................................................................................... 160
13.4 Commands .......................................................................................................................... 160
13.5 Hardware GATEA20/Keyboard Reset Control Logic .......................................................... 162
14.1 Power Control Logic............................................................................................................ 164
14.2 Wake Up the System by Keyboard and Mouse .................................................................. 167
14.3 Resume Reset Logic........................................................................................................... 168
14.4 PWROK Generation............................................................................................................ 169
15.1 Start Frame ......................................................................................................................... 173
15.2 IRQ/Data Frame.................................................................................................................. 174
15.3 Stop Frame.......................................................................................................................... 175
18.1 VID Input Detection ............................................................................................................. 178
18.2 VID Output Control.............................................................................................................. 178
20.1 Chip (Global) Control Register ............................................................................................ 180
20.2 Logical Device 0 (FDC) ....................................................................................................... 187
20.3 Logical Device 1 (Parallel Port)........................................................................................... 190
20.4 Logical Device 2 (UART A) ................................................................................................. 191
20.5 Logical Device 3 (UART B) ................................................................................................. 191
20.6 Logical Device 5 (Keyboard Controller) .............................................................................. 193
12.3.10 ECR (Extended Control Register) Mode = all ......................................................................155
12.3.11 ECP Pin Descriptions...........................................................................................................156
12.3.12 ECP Operation.....................................................................................................................157
12.3.13 FIFO Operation ....................................................................................................................158
12.3.14 DMA Transfers.....................................................................................................................158
12.3.15 Programmed I/O (NON-DMA) Mode ....................................................................................158
13.5.1
13.5.2
14.1.1
14.1.2
14.2.1
14.2.2
14.4.1
Version Only.......................................................................................................................................170
KB Control Register .............................................................................................................162
Port 92 Control Register.......................................................................................................163
PSON# Logic .......................................................................................................................165
AC Power Failure Resume...................................................................................................166
Waken up by Keyboard events ............................................................................................167
Waken up by Mouse events.................................................................................................167
The Relation among PWROK/PWROK2, ATXPGD and FTPRST# - both for UBE and UBF
-IX-
Publication Release Date: Aug, 22, 2007
W83627DHG
Version 1.4

Related parts for W83627DHG