W83627DHG Nuvoton Technology Corporation of America, W83627DHG Datasheet - Page 170

no-image

W83627DHG

Manufacturer Part Number
W83627DHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheet

Specifications of W83627DHG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627DHG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83627DHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627DHG
Quantity:
95
Company:
Part Number:
W83627DHG
Quantity:
5 000
Part Number:
W83627DHG-A
Manufacturer:
WINBOND-PBF
Quantity:
3
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/PBF
Quantity:
8
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/PBF
Quantity:
508
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627DHG-A
Quantity:
1 200
Part Number:
W83627DHG-AC
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-C
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627DHG-P
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83627DHG-P
Manufacturer:
IDT
Quantity:
165
Part Number:
W83627DHG-P
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-PT
Manufacturer:
NUVOTON
Quantity:
20 000
Part Number:
W83627DHG-PT
0
The W83627DHG hardware supports RLE decompression and can transfer compressed data to a
peripheral. Odd (RLE) compression is not supported in the hardware, however. In order to transfer data
in ECP mode, the compression count is written to ecpAFifo and the data byte is written to ecpDFifo.
12.3.13 FIFO Operation
The FIFO threshold is set in LD0 CRO0, bit 6 ~ 3. All data transferred to or from the parallel port can
proceed in DMA or Programmed I/O (non-DMA) mode, as indicated by the selected mode. The FIFO is
used in Parallel Port FIFO mode or ECP Parallel Port Mode. After a reset, the FIFO is disabled.
12.3.14 DMA Transfers
DMA transfers are always to or from the ecpDFifo, tFifo, or CFifo. DMA uses the standard PC DMA
services. The ECP requests DMA transfers from the host by activating the PDRQ pin. The DMA
empties or fills the FIFO using the appropriate direction and mode. When the terminal count in the DMA
controller is reached, an interrupt is generated, and serviceIntr is asserted, which will disable the DMA.
12.3.15 Programmed I/O (NON-DMA) Mode
The ECP and parallel port FIFOs can also be operated using interrupt-driven, programmed I/O.
Programmed I/O transfers are
The host must set dmaEn and serviceIntr to 0 and also must set the direction and state accordingly in
the programmed I/O transfers.
The ECP requests programmed I/O transfers from the host by activating the IRQ pin. The programmed
I/O empties or fills the FIFO using the appropriate direction and mode.
12.3.12.3. Data Compression
1. To the ecpDFifo at 400h and ecpAFifo at 000h
2. From the ecpDFifo located at 400h
3. To / from the tFifo at 400h.
-158-
Publication Release Date: Aug, 22, 2007
W83627DHG
Version 1.4

Related parts for W83627DHG