PI7C9X110BNBE Pericom Semiconductor, PI7C9X110BNBE Datasheet - Page 133

IC PCIE TO PCI REV BRG 160LFBGA

PI7C9X110BNBE

Manufacturer Part Number
PI7C9X110BNBE
Description
IC PCIE TO PCI REV BRG 160LFBGA
Manufacturer
Pericom Semiconductor
Datasheets

Specifications of PI7C9X110BNBE

Applications
PCI-to-PCI Bridge
Interface
I²C
Voltage - Supply
1.8 V
Package / Case
160-LBGA
Mounting Type
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Rad Hardened
No
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
11.1 EEPROM (I2C) INTERFACE
11.2 SYSTEM MANAGEMENT BUS
12
13
PI7C9X110 supports EEPROM interface through I2C bus. In EEPROM interface, pin A2 is the EEPROM clock
(SCL) and pin A1 is the EEPROM data (SDL). When TM2 is strapped to low, TM1 selects EEPROM interface or
System Management Bus. To select EEPROM (I2C) interface, TM1 needs to be set to low. When EEPROM
interface is selected, SCL is an output. SCL is the I2C bus clock to the I2C device. In addition, SDL is a bi-
directional signal for sending and receiving data.
PI7C9X110 supports SM bus protocol if TM1=1 when TM2 is strapped to low. In addition, SMBCLK (pin A2) and
SMBDAT (pin A1) are utilized as the clock and data pins respectively for the SM bus.
When SM bus interface is selected, SMBCLK pin is an input for the clock of SM bus and SMBDAT pin is an open
drain buffer that requires external pull-up resistor for proper operation.
PI7C9X110 is not equipped with standard hot-plug controller (SHPC) integrated. However, PI7C9X110 supports
hot-plug signaling messages and registers to simplify the implementation of hot-plug system.
Using PI7C9X110 on motherboard:
Using PI7C9X110 on add-in card:
PRSNT1# and PRSNT2# are not implemented on both PI7C9X110. The use of these two signals is mandatory on
an add-in card in order to support hot-plug.
Pericom Semiconductor – Confidential
HOT PLUG OPERATION
RESET SCHEME
PI7C9X110 supports hot-plug on PCI bus if forward bridging is selected (REVRSB=0).
PI7C9X110 supports hot-plug function on PCI Express bus when reverse bridge mode is selected
(REVRSB=1).
PI7C9X110 supports hot-plug on PCI Express bus in forward bridge mode. Hot-plug messages will be
generated by PI7C9X110 based on the add-in card conditions.
PI7C9X110 supports hot-plug function on PCI bus when reverse bridge mode is selected. PI7C9X110 will
tri-state the PCI bus when RESET is asserted. Also, PI7C9X110 will de-assert INTA_L if RESET is
asserted. The state machine of PI7C9X110 PCI bus interface will remain idle if the RESET is asserted.
After RESET is de-asserted, PI7C9X110 will remain in idle state until an address phase containing a valid
address for PI7C9X110 or its downstream devices.
PI7C9X110 expects the REFCLK signal will be provided to its upstream PCI Express Port prior to the de-
assertion of RESET. The Downstream PCI Port of PI7C9X110 supports a range of frequency up to
66MHz.
PI7C9X110 also supports subsystem vendor and subsystem ID. PI7C9X110 will ignore target response
while the bus is idle.
Page 133 of 144
April 2010, Revision 3.0
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110BNBE