PI7C9X110BNBE Pericom Semiconductor, PI7C9X110BNBE Datasheet - Page 79

IC PCIE TO PCI REV BRG 160LFBGA

PI7C9X110BNBE

Manufacturer Part Number
PI7C9X110BNBE
Description
IC PCIE TO PCI REV BRG 160LFBGA
Manufacturer
Pericom Semiconductor
Datasheets

Specifications of PI7C9X110BNBE

Applications
PCI-to-PCI Bridge
Interface
I²C
Voltage - Supply
1.8 V
Package / Case
160-LBGA
Mounting Type
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Rad Hardened
No
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
7.5.15 DOWNSTREAM MEMORY 3 UPPER BASE ADDRESS REGISTER – OFFSET 24h
7.5.16 RESERVED REGISTER – OFFSET 28h
7.5.17 SUBSYTEM ID AND SUBSYSTEM VENDOR ID REGISTER – OFFSET 2Ch
7.5.18 RESERVED REGISTER – OFFSET 30h
7.5.19 CAPABILITY POINTER – OFFSET 34h
7.5.20 EXPANSION ROM BASE ADDRESS REGISTER – OFFSET 38h
7.5.21 PRIMARY INTERRUPT LINE REGISTER – OFFSET 3Ch
7.5.22 PRIMARY INTERRUPT PIN REGISTER – OFFSET 3Ch
Pericom Semiconductor – Confidential
BIT
31:0
BIT
15:0
31:16
BIT
31:8
7:0
BIT
31:0
BIT
7:0
BIT
FUNCTION
Base address
FUNCTION
Subsystem Vendor ID
Subsystem ID
FUNCTION
Reserved
Capability Pointer
FUNCTION
Expansion ROM Base
Address
FUNCTION
Primary Interrupt Line
FUNCTION
RO/RW
TYPE
TYPE
TYPE
TYPE
TYPE
TYPE
RW
RO
RO
RO
RO
RO
Page 79 of 144
DESCRIPTION
The size of this Base Address Register is defined from Downstream Memory
3 Upper 32-bit Setup Register (CSR Offset 018h), which can be initialized by
EEPROM (I2C) or SM Bus or Local Processor. Writing a zero to bit [31] of
the setup registers (CSR Offset 018h) to disable this register. This register
defines the upper 32 bits of a memory range for downstream forwarding
memory. If a bit in the setup register is set to one, then the correspondent bit
of this register will be changed to RW.
Reset to 00000000h
DESCRIPTION
Identify the vendor ID for add-in card or subsystem
Reset to 0000h
Identify the vendor specific device ID for add-in card or subsystem
Reset to 0000h
DESCRIPTION
Reset to 0
Capability pointer to 80h
Reset to 80h
DESCRIPTION
Expansion ROM not supported.
Reset to 00000000h
DESCRIPTION
These bits apply to reverse bridge only.
For initialization code to program to tell which input of the interrupt
controller the PI7C9X110’s INTA_L in connected to.
Reset to 00000000
DESCRIPTION
April 2010, Revision 3.0
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110BNBE