AM79C973BKC AMD (ADVANCED MICRO DEVICES), AM79C973BKC Datasheet - Page 77

no-image

AM79C973BKC

Manufacturer Part Number
AM79C973BKC
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of AM79C973BKC

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79C973BKC
Manufacturer:
AMD
Quantity:
120
Part Number:
AM79C973BKC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
AM79C973BKC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
AM79C973BKC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
AM79C973BKCW
Manufacturer:
AMD
Quantity:
2 144
Part Number:
AM79C973BKCW
Manufacturer:
AMD
Quantity:
1 000
The number of bytes to be stripped is calculated from
the embedded length field (as defined in the ISO 8802-
3 (IEEE/ANSI 802.3) definition) contained in the frame.
The length indicates the actual number of LLC data
bytes contained in the message. Any received frame
which contains a length field less than 46 bytes will have
Since any valid Ethernet Type field value will always be
greater than a normal IEEE 802.3 Length field (Š46),
the Am79C973/Am79C975 controller will not attempt to
strip valid Ethernet frames. Note that for some network
protocols, the value passed in the Ethernet Type and/
or IEEE 802.3 Length field is not compliant with either
standard and may cause problems if pad stripping is
enabled.
Receive FCS Checking
Reception and checking of the received FCS is per-
formed automatically by the Am79C973/Am79C975
controller. Note that if the Automatic Pad Stripping fea-
ture is enabled, the FCS for padded frames will be ver-
ified against the value computed for the incoming bit
stream including pad characters, but the FCS value for
a padded frame will not be passed to the host. If an
FCS error is detected in any frame, the error will be re-
ported in the CRC bit in RMD1.
Receive Exception Conditions
Exception conditions for frame reception fall into two
distinct categories, i.e., those conditions which are the
Increasing Time
1010....1010
Preamble
Start of Frame
at Time = 0
Bits
56
Figure 34. IEEE 802.3 Frame And Length Field Transmission Order
10101011
SFD
Bits
8
Destination
Address
Bytes
6
P R E L I M I N A R Y
Am79C973/Am79C975
Bit
0
Address
Source
Bytes
Significant
6
Most
Byte
the pad field stripped (if ASTRP_RCV is set). Receive
frames which have a length field of 46 bytes or greater
will be passed to the host unmodified.
Figure 34 shows the byte/bit ordering of the received
length field for an IEEE 802.3-compatible frame format.
result of normal network operation, and those which
occur due to abnormal network and/or host related
events.
Normal events which may occur and which are handled
autonomously by the Am79C973/Am79C975 controller
are basically collisions within the slot time and auto-
m at i c r u nt p a cke t r ej e c t i o n. T he A m7 9 C 97 3 /
Am79C975 controller will ensure that collisions that
occur within 512 bit times from the start of reception
(excluding preamble) will be automatically deleted from
the receive FIFO with no host intervention. The receive
FIFO will delete any frame that is composed of fewer
than 64 bytes provided that the Runt Packet Accept
(RPA bit in CSR124) feature has not been enabled and
the network interface is operating in half-duplex mode,
or the full-duplex Runt Packet Accept Disable bit (FDR-
PAD, BCR9, bit 2) is set. This criterion will be met re-
gardless of whether the receive frame was the first (or
only) frame in the FIFO or if the receive frame was
queued behind a previously received message.
Abnormal network conditions include:
Bit
Length
7
Bytes
2
Bit
0
Significant
1 – 1500
Bytes
Least
Data
Byte
LLC
46 – 1500
Bytes
Bit
7
45 – 0
Bytes
Pad
Bytes
FCS
4
21510D-39
77

Related parts for AM79C973BKC