ATmega64 Atmel Corporation, ATmega64 Datasheet - Page 269

no-image

ATmega64

Manufacturer Part Number
ATmega64
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega64

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
8
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
8
Input Capture Channels
2
Pwm Channels
7
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA64
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
ATM
Quantity:
5 400
Part Number:
ATmega64-16AU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
3 589
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATmega64-16AU
Quantity:
33
Part Number:
ATmega64-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16MI
Manufacturer:
ATMEL
Quantity:
260
Part Number:
ATmega640-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega640-16AU
Quantity:
80
Table 105. Algorithm for Using the ADC
Note:
2490Q–AVR–06/10
Ste
p
1
2
3
4
5
6
7
8
9
10
11
Actions
SAMPLE_PRELOAD
EXTEST
Verify the COMP bit scanned out to be 0
Verify the COMP bit scanned out to be 1
1. Using this algorithm, the timing constraint on the HOLD signal constrains the TCK clock frequency. As the algorithm keeps
HOLD high for five steps, the TCK clock frequency has to be at least five times the number of scan bits divided by the maxi-
mum hold time, t
hold,max
The recommended values from
rithm in
“Actions” describes what JTAG instruction to be used before filling the Boundary-scan Register
with the succeeding columns. The verification should be done on the data scanned out when
scanning in the data on the same row in the table.
.
Table
(1)
105. Only the DAC and Port Pin values of the Scan-chain are shown. The column
ADCEN
1
1
1
1
1
1
1
1
1
1
1
0x200
0x200
0x200
0x123
0x123
0x200
0x200
0x200
0x143
0x143
0x200
DAC
Table 104
MUXEN
0x08
0x08
0x08
0x08
0x08
0x08
0x08
0x08
0x08
0x08
0x08
are used unless other values are given in the algo-
HOLD
1
0
1
1
1
1
0
1
1
1
1
PRECH
1
1
1
1
0
1
1
1
1
0
1
PA3.
Data
ATmega64(L)
0
0
0
0
0
0
0
0
0
0
0
Control
PA3.
0
0
0
0
0
0
0
0
0
0
0
Enable
Pull-
PA3.
up_
0
0
0
0
0
0
0
0
0
0
0
269

Related parts for ATmega64