ATmega64 Atmel Corporation, ATmega64 Datasheet - Page 69

no-image

ATmega64

Manufacturer Part Number
ATmega64
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega64

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
8
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
8
Input Capture Channels
2
Pwm Channels
7
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA64
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
ATM
Quantity:
5 400
Part Number:
ATmega64-16AU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
3 589
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATmega64-16AU
Quantity:
33
Part Number:
ATmega64-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16MI
Manufacturer:
ATMEL
Quantity:
260
Part Number:
ATmega640-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega640-16AU
Quantity:
80
2490Q–AVR–06/10
Consider the clock period starting shortly after the first falling edge of the system clock. The latch
is closed when the clock is low, and goes transparent when the clock is high, as indicated by the
shaded region of the “SYNC LATCH” signal. The signal value is latched when the system clock
goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indi-
cated by the two arrows t
between ½ and 1-½ system clock period depending upon the time of assertion.
When reading back a software assigned pin value, a nop instruction must be inserted as indi-
cated in
clock. In this case, the delay t
Figure 32. Synchronization when Reading a Software Assigned Pin Value
INSTRUCTIONS
SYSTEM CLK
SYNC LATCH
Figure
PINxn
32. The out instruction sets the “SYNC LATCH” signal at the positive edge of the
r16
r17
pd,max
out PORTx, r16
pd
through the synchronizer is one system clock period.
and t
pd,min
, a single signal transition on the pin will be delayed
0x00
nop
t
pd
0xFF
in r17, PINx
ATmega64(L)
0xFF
69

Related parts for ATmega64