L64724 LSI Logic Corporation, L64724 Datasheet - Page 148
L64724
Manufacturer Part Number
L64724
Description
Satellite Receiver
Manufacturer
LSI Logic Corporation
Datasheet
1.L64724.pdf
(294 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L64724-75
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
L64724D-90/65085A2-001
Manufacturer:
LSILOGIC
Quantity:
17 007
- Current page: 148 of 294
- Download datasheet (4Mb)
5.7.1.6 False Locks
5.7.2 Carrier Phase Tracking
5.7.2.1 Phase Error Estimator
5-16
The phase lock detector uses a internal threshold and an estimation
period, which are programmable using the CAR_LC_THSL register
(Group 4, APR 29).
The FP_LOCK_LEN bit (Group 4, APR 54) selects between a long and
short estimation period. For operation at low E
long period should be selected (FP_LOCK_LEN = 0). A typical value of
CAR_LC_THSL is then 31.
For operation at higher E
selected, which provides for a faster lock detection. In this case, a typical
value for CAR_LC_THSL is 72.
The microcontroller must take particular care to handle a false lock
condition correctly. A false lock occurs when phase lock has been
detected but the correct central frequency has not yet been reached.
This situation occurs in QPSK for frequency offsets that are multiples of
1/4 T, where T is the QPSK symbol duration, and also at other offsets
dictated by the discrete nature of the carrier recovery loop. Offsets that
are not multiples of 1/4 T are hard to predict.
The following subsections give a detailed description of the phase error
estimator and the carrier recovery loop characteristics.
In QPSK mode (the QB bit in Group 4, APR 2 is 0), the phase error
detector implements two error estimators:
The microcontroller selects the estimator using the CAR_PED_SEL bit
(Group 4, APR 41). When the CAR_PED_SEL is 0, the DDML estimator
is used. When the bit is 1, the NDAML estimator is used.
In BPSK mode (the QB bit is 1 in Group 4, APR 2), the phase error
detector implements a single DDML estimator.
Demodulator Module Functional Description
Nondata Aided Maximum Likelihood (NDAML)
Decision Directed Maximum Likelihood (DDML)
b
/N
o
(10 dB or higher), the short period can be
b
/N
o
(less than 10 dB), the
Related parts for L64724
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation