LFEC10E-3F256C Lattice Semiconductor Corp., LFEC10E-3F256C Datasheet - Page 129

no-image

LFEC10E-3F256C

Manufacturer Part Number
LFEC10E-3F256C
Description
Latticeecp/ec Family of Fpga Devices Has Been Optimized to Deliver Mainstream Fpga Features at Low Cost.for Maximum Performance And Value, The Latticeecp (EConomy Plus) Fpga Concept Combines an Efficient Fpgafabric With High-speed Dedicated Functions
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFEC10E-3F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFEC10E-3F256C
Quantity:
100
Memory Usage Guide for
Lattice Semiconductor
for LatticeECP/EC Devices
Appendix A. Attribute Definitions
DATA_WIDTH
Data width is associated with the RAM and FIFO elements. The DATA_WIDTH attribute will define the number of
bits in each word. It takes the values as defined in the RAM size tables in each memory module.
REGMODE
REGMODE or the Register mode attribute is used to enable pipelining in the memory. This attribute is associated
with the RAM and FIFO elements. The REGMODE attribute takes the NOREG or OUTREG mode parameter that
disables and enables the output pipeline registers.
RESETMODE
The RESETMODE attribute allows users to select the mode of reset in the memory. This attribute is associated
with the block RAM elements. RESETMODE takes two parameters: SYNC and ASYNC. SYNC means that the
memory reset is synchronized with the clock. ASYNC means that the memory reset is asynchronous to clock.
CSDECODE
CSDECODE or the Chip select decode attributes are associated to block RAM elements. CS, or Chip Select, is the
port available in the EBR primitive that is useful when memory requires multiple EBR blocks cascaded. The CS sig-
nal would form the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can cas-
cade 8 memories easily. CSDECODE takes the following parameters: “000”, “001”, “010”, “011”, “100”, “101”, “110”,
and “111”. CSDECODE values determine the decoding value of CS[2:0]. CSDECODE_W is chip select decode for
write and CSDECODE_R is chip select decode for read for Pseudo Dual Port RAM. CSDECODE_A and
CSDECODE_B are used for true dual port RAM elements and refer to the A and B ports.
WRITEMODE
The WRITEMODE attribute is associated with the block RAM elements. It takes the NORMAL, WRITETHROUGH,
and READBEFOREWRITE mode parameters.
In NORMAL mode, the output data does not change or get updated, during the write operation.
In WRITETHROUGH mode, the output data is updated with the input data during the write cycle.
In READBEFOREWRITE mode, the output data port is updated with the existing data stored in the write address,
during a write cycle.
WRITEMODE_A and WRITEMODE_B are used for dual port RAM elements and refer to the A and B ports in case
of a True Dual Port RAM.
GSR
GSR or Global Set/ Reset attribute is used to enable or disable the global set/reset for RAM element.
8-22

Related parts for LFEC10E-3F256C