SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 259

• Manufacturer Part Number: SC2200
• Description: Thin Client On a Chip
• Manufacturer: NSC [National Semiconductor]

Revision 3.0
Core Logic Module
Offset 14h
Offset 15h
2:1
7:4
Bit
3
0
3
2
1
0
7
6
5
4
3
2
Description
GPIO_EN. Allow GPIOs (GPIO47-GPIO32 and GPIO15-GPIO0) to generate an SCI.
0: Disable.
1: Enable.
F0BAR0+I/O Offset 08h/18h selects which GPIOs are enabled for PME generation. This bit (GPIO_EN) globally enables
those selected GPIOs for generation of an SCI.
Reserved. Must be set to 0.
PWR_U_REQ_EN. Allow power-up request events from the SuperI/O module to generate an SCI.
0: Disable.
1: Enable.
A power-up request event is defined as any of the following events/activities: Modem, Telephone, Keyboard, Mouse, CEIR
(Consumer Electronic Infrared)
Reserved. Must be set to 0.
Reserved.
GPWIO2_POL. Select GPWIO2 polarity.
0: Active high
1: Active low
GPWIO1_POL. Select GPWIO1 polarity.
0: Active high
1: Active low
GPWIO0_POL. Select GPWIO0 polarity.
0: Active high
1: Active low
Reserved.
GPWIO_SMIEN2. Allow GPWIO2 to generate an SMI.
0: Disable. (Default)
1: Enable.
A fixed high-to-low or low-to-high transition (debounce period) of 31 µs exists in order for GPWIO2 to be recognized.
Bit 2 of this register must be set to 0 (input) for GPWIO2 to be able to generate an SMI.
If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[10] and its status is reported in F1BAR0+I/O Offset
00h/02h[0].
GPWIO_SMIEN1. Allow GPWIO1 to generate an SMI.
0: Disable. (Default)
1: Enable.
See F1BAR1+I/O Offset 07h[3] for debounce information.
Bit 1 of this register must be set to 0 (input) for GPWIO1 to be able to generate an SMI.
If asserted, this bit overrides the setting of F1BAR1+I/O Offset 12h[9] and its status is reported in F1BAR0+I/O Offset
00h/02h[0].
GPWIO_SMIEN0. Allow GPWIO0 to generate an SMI.
0: Disable. (Default)
1: Enable.
See F1BAR1+I/O Offset 07h[3] for debounce information.
Bit 0 of this register must be set to 0 (input) for GPWIO0 to be able to generate an SMI.
If enabled, this bit overrides the setting of F1BAR1+I/O Offset 12h[8] and its status is reported in F1BAR0+I/O Offset
00h/02h[0].
Reserved.
GPWIO2_DIR. Selects the direction of GPWIO2.
0: Input.
1: Output.
Table 5-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)
(Continued)
GPWIO Control Register 1 (R/W)
GPWIO Control Register 2 (R/W)
259
Reset Value: 00h
Reset Value: 00h
www.national.com