SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 355

• Manufacturer Part Number: SC2200
• Description: Thin Client On a Chip
• Manufacturer: NSC [National Semiconductor]

Revision 3.0
Video Processor Module
Offset 44h-47h
This register specifies the base address in graphics memory where VBI data for even fields is stored. Changes to this register take effect
at the beginning of the next field. The value in this register is 16-byte aligned.
Note:
Offset 48h-4Bh
This register specifies the logical width of the VBI data buffer. This value is added to the start of the line address to get the address of the
next line where VBI data are stored to memory. This value must be an integral number of DWORDs.
Offset 4Ch-1FFh
31:16
31:0
15:0
Bit
This register is double-buffered. When a new value is written to this register, the new value is placed in a special "pending" reg-
ister, and the "Base Register Not Updated" bit (F4BAR2+MemoryOffset 08h[21]) is set to 1. The VBI Data Even Base Register
(this register) is not updated at this point. When the first data of the next field is stored to memory, the pending values of all
base registers (including this one) are written to the appropriate base registers, and the "Base Register Not Updated" bit is
cleared.
Description
VBI Even Base Address. Base address where VBI data for even fields is stored in graphics memory. Bits [3:0] are always
0 and define the required address space.
Reserved.
VBI Data Pitch. Specifies the logical width of the video data buffer. Bits [1:0] are always 0.
Table 6-8. F4BAR2+Memory Offset: VIP Configuration Registers (Continued)
(Continued)
VBI Data Even Base Register (R/W)
VBI Data Pitch Register (R/W)
Reserved
355
Reset Value: 00000000h
Reset Value: 00000000h
Reset Value: 00h
www.national.com