h8s-2158 Renesas Electronics Corporation., h8s-2158 Datasheet - Page 810

• Manufacturer Part Number: h8s-2158
• Description: Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2100 Series
• Manufacturer: Renesas Electronics Corporation.

Section 25 User Debug Interface (H-UDI)
25.6
1. A reset must always be executed by driving the ETRST pin to 0, regardless of whether or not
2. The following must be considered when the power-on reset signal is applied to the ETRST pin.
3. The registers are not initialized in standby mode. If the ETRST pin is set to 0 in standby mode,
4. The frequency of the ETCK pin must be lower than that of the system clock. For details, see
5. Data input/output in serial data transfer starts from the LSB. Figure 25.4 shows examples of
6. When data that exceeds the number of bits of the register connected between the ETDI and
7. If the H-UDI serial transfer sequence is disrupted, the ETRST pin must be reset. Transfer
Rev. 3.00 Jan 25, 2006 page 758 of 872
REJ09B0286-0300
the H-UDI is to be activated. The ETRST pin must be held low for 20 ETCK clock cycles. For
details, see section 29, Electrical Characteristics. To activate the H-UDI after a reset, drive the
ETRST pin to 1 and specify the ETCK, ETMS, and ETDI pins to any value. If the H-UDI is
not to be activated, drive the ETRST, ETCK, ETMS, and ETDI pins to 1 or the high-
impedance state. These pins are internally pulled up and are noted in standby mode.
Figure 25.3 shows a design example of the reset signal circuit wherein no reset signal
interference occurs.
IDCODE mode will be entered.
section 29, Electrical Characteristics.
serial data input/output.
ETDO pins is serially transferred, the serial data that exceeds the number of register bits and
output from the ETDO pin is the same as that input from the ETDI pin.
should then be retried, regardless of the transfer operation.
The reset signal must be applied at power-on.
To prevent the LSI system operation from being affected by the ETRST pin of the board
tester, circuits must be separated .
Alternatively, to prevent the ETRST pin of the board tester from being affected by the LSI
system reset, circuits must be separated.
Usage Notes
System reset
Figure 25.3 Reset Signal Circuit Without Reset Signal Interference
ETRST
Board edge pin
Power-on
reset circuit
RES
ETRST
This LSI